

# **SHARC**<sup>®</sup> DSP Microcomputer

# ADSP-21161N

#### SUMMARY

- High Performance 32-Bit DSP—Applications in Audio, Medical, Military, Wireless Communications, Graphics, Imaging, Motor-Control, and Telephony Super Harvard Architecture—Four Independent Buses
- for Dual Data Fetch, Instruction Fetch, and
- Nonintrusive, Zero-Overhead I/O Code-Compatible with All Other SHARC Family DSPs Single-Instruction-Multiple-Data (SIMD) Computational Architecture – Two 32-Bit IEEE Floating-Point


Computation Units, Each with a Multiplier, ALU, Shifter, and Register File

- Serial Ports Offer I<sup>2</sup>S Support Via 8 Programmable and Simultaneous Receive or Transmit Pins, Which Support up to 16 Transmit or 16 Receive Channels of Audio
- Integrated Peripherals—Integrated I/O Processor, 1 Mbit On-Chip Dual-Ported SRAM, SDRAM Controller, Glueless Multiprocessing Features, and I/O Ports (Serial, Link, External Bus, SPI, and JTAG) ADSP-21161N Supports 32-bit Fixed, 32-Bit Float, and 40-Bit Floating-Point Formats

#### **KEY FEATURES**

100 MHz (10 ns) Core Instruction Rate Single-Cycle Instruction Execution, Including SIMD Operations in Both Computational Units 600 MFLOPS Peak and 400 MFLOPs Sustained Performance 225-Ball 17x17mm MBGA Package

#### FUNCTIONAL BLOCK DIAGRAM



# SHARC is a registered trademark of Analog Devices REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781/329-4700
 www.analog.com

 Fax: 781/326-8703
 © Analog Devices, Inc., 2002

**KEY FEATURES (continued)** 

- 1 Mbit On-Chip Dual-Ported SRAM (0.5 Mbit Block 0, 0.5 Mbit Block 1) for Independent Access by Core Processor and DMA
- 400 Million Fixed-Point MACs Sustained Performance

Dual Data Address Generators (DAGs) with Modulo and Bit-Reverse Addressing

Zero-Overhead Looping with Single-Cycle Loop Setup, Providing Efficient Program Sequencing

IEEE 1149.1 JTAG Standard Test Access Port and On-Chip Emulation

Single Instruction Multiple Data (SIMD) Architecture Provides:

- **Two Computational Processing Elements**
- Concurrent Execution—Each Processing Element Executes the Same Instruction, but Operates on Different Data

Code Compatibility—At Assembly Level, Uses the Same Instruction Set as Other SHARC DSPs

Parallelism in Buses and Computational Units Allows: Single-Cycle Execution (with or without SIMD) of: a Multiply Operation, an ALU Operation, a Dual Memory Read or Write, and an Instruction Fetch

Transfers Between Memory and Core at Up to Four 32-Bit Floating- or Fixed-Point Words Per Cycle, Sustained 1.6 Gbytes/s Bandwidth

Accelerated FFT Butterfly Computation through a Multiply with Add and Subtract

DMA Controller Supports:

- 14 Zero-Overhead DMA Channels for Transfers between ADSP-21161N Internal Memory and External Memory, External Peripherals, Host Processor, Serial Ports, Link Ports, or Serial Peripheral Interface (SPI-Compatible)
- 64-Bit Background DMA Transfers at Core Clock Speed, in Parallel with Full-Speed Processor Execution 800 Mbytes/s Transfer Rate over IOP Bus
- Host Processor Interface to 8-, 16-, and 32-Bit Microprocessors; the Host Can Directly Read/Write
- ADSP-21161N IOP Registers 32-Bit (or up to 48-Bit) Wide Synchronous External Port Provides:
  - Glueless Connection to Asynchronous, SBSRAM and SDRAM External Memories
  - Memory Interface Supports Programmable Wait State Generation and Wait Mode for Off-Chip Memory
  - Up to 50 MHz Operation for Non-SDRAM Accesses
  - 1:2, 1:3, 1:4, 1:6, 1:8 Clock into Core Clock Frequency Multiply Ratios
  - 24-Bit Address, 32-Bit Data Bus. 16 Additional Data Lines via Multiplexed Link Port Data Pins Allow Complete 48-Bit Wide Data Bus for Single-Cycle External Instruction Execution
  - Direct Reads and Writes of IOP Registers from Host or Other 21161N DSPs
  - 62.7 Mega-Word Address Range for Off-Chip SRAM and SBSRAM Memories

32-48, 16-48, 8-48 Execution Packing for Executing Instruction Directly from 32-Bit, 16-Bit, or 8-Bit Wide External Memories

- 32-48, 16-48, 8-48, 32-32/64, 16-32/64, 8-32/64, Data Packing for DMA Transfers Directly from 32-Bit, 16-Bit, or 8-Bit Wide External Memories to and from Internal 32-, 48-, or 64-Bit Internal Memory
- Can be Configured to have 48-Bit Wide External Data Bus, if Link Ports Are Not Used. The Link Port Data Lines Are Multiplexed with the Data Lines D0 to D15 and Are Enabled through Control Bits in SYSCON

SDRAM Controller for Glueless Interface to Low Cost External Memory

Zero Wait State, 100 MHz Operation for Most Accesses Extended External Memory Banks (64 M-Words) for SDRAM Accesses

- Page Sizes up to 2048 Words
- An SDRAM Controller Supports SDRAM in Any and All Memory Banks
- Support for Interface to Run at Core Clock and Half the Core Clock Frequency

Support for 16 Mbits, 64 Mbits, 128 Mbits, and 256 Mbits with SDRAM Data Bus Configurations of x4, x8, x16, and x32

254 Mega-Word Address Range for Off-Chip SDRAM Memory

**Multiprocessing Support Provides:** 

Glueless Connection for Scalable DSP Multiprocessing Architecture

Distributed On-Chip Bus Arbitration for Parallel Bus Connect of Up to Six ADSP-21161Ns, Global Memory and a Host

Two 8-Bit Wide Link Ports for Point-to-Point Connectivity Between ADSP-21161Ns

400 Mbytes/s Transfer Rate over Parallel Bus

- 200 Mbytes/s Transfer Rate Over Link Ports Serial Ports Provide:
  - Four 50 Mbit/s Synchronous Serial Ports with Companding Hardware
  - 8 Bi-Directional Serial Data Pins, Configurable as Either a Transmitter or Receiver
  - I<sup>2</sup>S Support, Programmable Direction for 8 Simultaneous Receive and Transmit Channels, or Up to Either 16 Transmit Channels or 16 Receive Channels

TDM Support for T1 and E1 Interfaces, and 128 TDM Channel Support for Newer Telephony Interfaces such as H.100/H.110

Companding seLection on a Per Channel Basis in TDM Mode

Serial Peripheral Interface (SPI)

Slave Serial Boot through SPI from a Master SPI Device Full-Duplex Operation

Master-Slave Mode Multi-Master Support

**Open Drain Outputs** 

Programmable Baud Rates, Clock Polarities and Phases 12 Programmable I/O Pins

1 Programmable Timer

#### **GENERAL DESCRIPTION**

The ADSP-21161N SHARC DSP is the first low cost derivative of the ADSP-21160 featuring Analog Devices Super Harvard Architecture. Easing portability, the ADSP-21161N is source code compatible with the ADSP-21160 and with first generation

ADSP-2106x SHARCs in SISD (Single Instruction, Single Data) mode. Like other SHARCs, the ADSP-21161N is a 32-bit processor that is optimized for high performance DSP applications. The ADSP-21161N includes a 100 MHz core, a dual-ported on-chip SRAM, an integrated I/O processor with multiprocessing support, and multiple internal buses to eliminate I/O bottlenecks.

The ADSP-21161N offers a Single-Instruction-Multiple-Data (SIMD) architecture, which was first offered in the ADSP-21160. Using two computational units (ADSP-2106x SHARCs have one), the ADSP-21161N can double cycle performance versus the ADSP-2106x on a range of DSP algorithms.

Fabricated in a state of the art, high speed, low power CMOS process, the ADSP-21161N has a 10 ns instruction cycle time. With its SIMD computational hardware running at 100 MHz, the ADSP-21161N can perform 600 million math operations per second. Table 1 shows performance benchmarks for the ADSP-21161N.

#### Table 1. Benchmarks (at 100 MHz)

Benchmark Algorithm	Speed (at 100 MHz)
1024 Point Complex FFT	92 μs
(Radix 4, with reversal) <sup>1</sup>	
FIR Filter (per tap) <sup>1</sup>	5 ns
IIR Filter (per biquad) <sup>1</sup>	20 ns
Matrix Multiply (pipelined)	45 ns
$[3x3] \times [3x1]$	80 ns
$[4x4] \times [4x1]$	
Divide (y/x)	30 ns
Inverse Square Root	45 ns
DMA Transfers	800 Mbytes/s

<sup>1</sup>Assumes two filters in multichannel SIMD mode.

The ADSP-21161N continues SHARC's industry-leading standards of integration for DSPs, combining a high performance 32-bit DSP core with integrated, on-chip system features. These features include a 1 Mbit dual ported SRAM memory, host processor interface, I/O processor that supports 14 DMA channels, four serial ports, two link ports, SDRAM controller, SPI interface, external parallel bus, and glueless multiprocessing.

The block diagram of the ADSP-21161N on Page 4, illustrates the following architectural features:

- Two processing elements, each made up of an ALU, Multiplier, Shifter, and Data Register File
- Data Address Generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting four 32-bit data transfers between memory and the core every core processor cycle
- Interval timer
- On-Chip SRAM (1 Mbit)

- SDRAM Controller for glueless interface to SDRAMs
- External port that supports:
  - Interfacing to off-chip memory peripherals
  - Glueless multiprocessing support for six ADSP-21161N SHARCs
  - Host port read/write of IOP registers
- DMA controller
- Four serial ports
- Two link ports
- SPI-compatible interface
- JTAG test access port
- 12 General-Purpose I/O Pins

Figure 1 shows a typical single-processor system. A multi-processing system appears in Figure 4 on Page 8.

### ADSP-21161N Family Core Architecture

The ADSP-21161N includes the following architectural features of the ADSP-2116x family core. The ADSP-21161N is code compatible at the assembly level with the ADSP-21160, ADSP-21060, ADSP-21061, ADSP-21062, and ADSP-21065L.

#### SIMD Computational Engine

The ADSP-21161N contains two computational processing elements that operate as a Single Instruction Multiple Data (SIMD) engine. The processing elements are referred to as PEX and PEY, and each contains an ALU, multiplier, shifter, and register file. PEX is always active, and PEY may be enabled by setting the PEYEN mode bit in the MODE1 register. When this mode is enabled, the same instruction is executed in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

Entering SIMD mode also has an effect on the way data is transferred between memory and the processing elements. When in SIMD mode, twice the data bandwidth is required to sustain computational operation in the processing elements. Because of this requirement, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each access of memory or the register file.

#### Independent, Parallel Computation Units

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform single-cycle instructions. The three units within each processing element are arranged in parallel, maximizing computational throughput. Single multi-function instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit single-precision floating-point, 40-bit extended precision floating-point, and 32-bit fixed-point data formats.




Figure 1. System

### Data Register File

A general-purpose data register file is contained in each processing element. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the ADSP-2116x enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0-R15 and in PEY as S0-S15.

#### Single-Cycle Fetch of Instruction and Four Operands

The ADSP-21161N features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1 on Page 4). With the ADSP-21161N's separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch four operands (two over each data bus) and an instruction (from the cache), all in a single cycle.

#### **Instruction** Cache

The ADSP-21161N includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This cache allows full-speed execution of core, looped operations such as digital filter multiply-accumulates, and FFT butterfly processing.

# Data Address Generators With Hardware Circular Buffers

The ADSP-21161N's two data address generators (DAGs) are used for indirect addressing and implementing circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the ADSP-21161N contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wrap-around, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.

#### Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21161N can conditionally execute a multiply, an add, and a subtract in both processing elements, while branching, all in a single instruction.


#### ADSP-21161N Memory and I/O Interface Features

The ADSP-21161N adds the following architectural features to the ADSP-2116x family core:

#### **Dual-Ported On-Chip Memory**

The ADSP-21161N contains one megabit of on-chip SRAM, organized as two blocks of 0.5 Mbits. Each block can be configured for different combinations of code and data storage. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor. The dual-ported memory in combination with three separate on-chip

buses allow two data transfers from the core and one from the I/O processor, in a single cycle. On the ADSP-21161N, the memory can be configured as a maximum of 32K words of 32-bit data, 64K words of 16-bit data, 21K words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to one megabit. All of the memory can be accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is done in a single instruction. While each memory block can store combinations of code and data, accesses are most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers. Using the DM bus and PM bus, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.



NOTE: BANK SIZES ARE FIXED

Figure 2. Memory Map

### **Off-Chip Memory and Peripherals Interface**

The ADSP-21161N's external port provides the processor's interface to off-chip memory and peripherals. The 62.7-megaword off-chip address space (254-megaword if all SDRAM) is included in the ADSP-21161N's unified address space. The separate on-chip buses-for PM addresses, PM data, DM addresses, DM data, I/O addresses, and I/O data-are multiplexed at the external port to create an external system bus with a single 24-bit address bus and a single 32-bit data bus. Every access to external memory is based on an address that fetches a 32-bit word. When fetching an instruction from external memory, two 32-bit data locations are being accessed for packed instructions. Unused link port lines can also be used as additional data lines DATA[0]-DATA[15], allowing single-cycle execution of instructions from external memory at up to 100 MHz. Figure 3 on Page 6 shows the alignment of various accesses to external memory.

The external port supports asynchronous, synchronous, and synchronous burst accesses. Synchronous burst SRAM can be interfaced gluelessly. The ADSP-21161N also can interface gluelessly to SDRAM. Addressing of external memory devices is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. The ADSP-21161N provides programmable memory wait states and external memory acknowledge controls to allow interfacing to memory and peripherals with variable access, hold, and disable time requirements.

### SDRAM Interface

The SDRAM interface enables the ADSP-21161N to transfer data to and from synchronous DRAM (SDRAM) at the core clock frequency or one-half the core clock frequency. The synchronous approach, coupled with the core clock frequency, supports data transfer at a high throughput—up to 400 Mbytes/s for 32-bit transfers and 600 Mbytes/s for 48-bit transfers.

The SDRAM interface provides a glueless interface with standard SDRAMs—16 Mb, 64 Mb, 128 Mb, and 256 Mb — and includes options to support additional buffers between the ADSP-21161N and SDRAM. The SDRAM interface is extremely flexible and provides capability for connecting SDRAMs to any one of the ADSP-21161N's four external memory banks, with up to all four banks mapped to SDRAM.

Systems with several SDRAM devices connected in parallel may require buffering to meet overall system timing requirements. The ADSP-21161N supports pipelining of the address and control signals to enable such buffering between itself and multiple SDRAM devices.

### Target Board JTAG Emulator Connector

Analog Devices DSP Tools product line of JTAG emulators uses the IEEE 1149.1 JTAG test access port of the ADSP-21161N processor to monitor and control the target board processor during emulation. Analog Devices DSP Tools product line of JTAG emulators provides emulation at full processor speed, allowing inspection and modification of memory, registers, and processor stacks. The processor's JTAG interface ensures that the emulator will not affect target system loading or timing. For complete information on SHARC Analog Devices DSP Tools product line of JTAG emulator operation, see the appropriate "Emulator Hardware User's Guide." For detailed information on the interfacing of Analog Devices JTAG emulators with Analog Devices DSP products with JTAG emulation ports, please refer to Engineer to Engineer Note EE-68, "Analog Devices JTAG Emulation Technical Reference." Both of these documents can be found on the Analog Devices website:

http://www.analog.com/dsp/tech\_docs.html

### DMA Controller

The ADSP-21161N's on-chip DMA controller allows zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the ADSP-21161N's internal memory and external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-21161N's internal memory and its serial ports, link ports, or the SPI-compatible (Serial Peripheral Interface) port. External bus packing and unpacking of 16-, 32-, 48-, or 64-bit words in internal memory is performed during DMA transfers from either 8-, 16-, or 32-bit wide external memory. Fourteen channels of DMA are available on the ADSP-21161N-two are shared between the SPI interface and the link ports, eight via the serial ports, and four via the processor's external port (for either host processor, other ADSP-21161Ns, memory or I/O transfers). Programs can be downloaded to the ADSP-21161N using DMA transfers. Asynchronous off-chip peripherals can control two DMA channels using DMA Request/Grant lines (DMAR1-2, DMAG1-2). Other DMA features include interrupt generation upon completion of DMA transfers, and DMA chaining for automatic linked DMA transfers.




Figure 3. External Data Alignment Options

Link Ports

Multiprocessing

ADSP-21161N's internal memory-mapped (I/O processor) registers. All other internal memory can be indirectly accessed via DMA transfers initiated via the programming of the IOP DMA parameter and control registers. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems

containing up to six ADSP-21161Ns and a host processor. Master processor change over incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 400 Mbytes/s over the external port.

The ADSP-21161N offers powerful features tailored to

provide integrated glueless multiprocessing support.

multiprocessing DSP systems. The external port and link ports

The external port supports a unified address space (see Figure 2

on Page 5) that allows direct interprocessor accesses of each

Two link ports provide a second method of multiprocessing communications. Each link port can support communications to another ADSP-21161N. The ADSP-21161N running at 100 MHz has a maximum throughput for interprocessor communications over the links of 200 Mbytes/s. The link ports and cluster multiprocessing can be used concurrently or independently.

The ADSP-21161N features two 8-bit link ports that provide additional I/O capabilities. With the capability of running at 100 MHz, each link port can support 100 Mbytes/s. Link port I/O is especially useful for point-to-point interprocessor communication in multiprocessing systems. The link ports can operate independently and simultaneously, with a maximum data throughput of 200 Mbytes/s. Link port data is packed into 48- or 32-bit words and can be directly read by the core processor or DMA-transferred to on-chip memory. Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

### Serial Ports

The ADSP-21161N features four synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. Each serial port is made up of two data lines, a clock and frame sync. The data lines can be programmed to either transmit or receive.

The serial ports operate at up to half the clock rate of the core, providing each with a maximum data rate of 50 Mbit/s. The serial data pins are programmable as either a transmitter or receiver, providing greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via a dedicated DMA. Each of the serial ports features a Time Division Multiplex (TDM) multichannel mode, where two serial ports are TDM transmitters and two serial ports are TDM receivers (SPORT0 RX paired with SPORT2 TX, SPORT1 RX paired with SPORT3 TX). Each of the serial ports also support the I<sup>2</sup>S protocol (an industry standard interface commonly used by audio codecs, ADCs and DACs), with two data pins, allowing four I<sup>2</sup>S channels (using two I<sup>2</sup>S stereo

devices) per serial port, with a maximum of up to 16 I<sup>2</sup>S channels. The serial ports permit little-endian or big-endian transmission formats and word lengths selectable from 3 bits to 32 bits. For I<sup>2</sup>S mode, data-word lengths are selectable between 8 bits and 32 bits. Serial ports offer selectable synchronization and transmit modes as well as optional µ-law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated.

#### Serial Peripheral (Compatible) Interface

Serial Peripheral Interface (SPI) is an industry standard synchronous serial link, enabling the ADSP-21161N SPI-compatible port to communicate with other SPI-compatible devices. SPI is a 4-wire interface consisting of two data pins, one device select pin, and one clock pin. It is a full-duplex synchronous serial interface, supporting both master and slave modes. The SPI port can operate in a multi-master environment by interfacing with up to four other SPI-compatible devices, either acting as a master or slave device. The ADSP-21161N SPI-compatible peripheral implementation also features programmable baud rate and clock phase/polarities. The ADSP-21161N SPI-compatible port uses open drain drivers to support a multi-master configuration and to avoid data contention.

#### Host Processor Interface

The ADSP-21161N host interface allows easy connection to standard 8-bit, 16-bit, or 32-bit microprocessor buses with little additional hardware required. The host interface is accessed through the ADSP-21161N's external port. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead. The host processor requests the ADSP-21161N's external bus with the host bus request ( $\overline{\text{HBR}}$ ), host bus grant ( $\overline{\text{HBG}}$ ), and ready (REDY) signals. The host can directly read and write the internal IOP registers of the ADSP-21161N, and can access the DMA channel setup and message registers. DMA setup via a host would allow it to access any internal memory address via DMA transfers. Vector interrupt support provides efficient execution of host commands.

#### General Purpose I/O Ports

The ADSP-21161N also contains twelve programmable, general purpose I/O pins that can function as either input or output. As output, these pins can signal peripheral devices; as input, these pins can provide the test for conditional branching.

#### **Program Booting**

The internal memory of the ADSP-21161N can be booted at system power-up from either an 8-bit EPROM, a host processor, the SPI interface, or through one of the link ports. Selection of the boot source is controlled by the Boot Memory Select ( $\overline{BMS}$ ), EBOOT (EPROM Boot), and Link/Host Boot (LBOOT) pins. 8-, 16-, or 32-bit host processors can also be used for booting.

#### Phased Locked Loop and Crystal Double Enable

The ADSP-21161N uses an on-chip Phase Locked Loop (PLL) to generate the internal clock for the core. The CLK CFG[1:0] pins are used to select ratios of 2:1, 3:1, and 4:1. In addition to the PLL ratios, the CLKDBL pin can be used for more clock ratio options. The (1x/2x CLKIN) rate set by the  $\overline{\text{CLKDBL}}$  pin determines the rate of the PLL input clock and the rate at which




Figure 4. Shared Memory Multiprocessing System

the synchronous external port operates. With the combination of CLK\_CFG[1:0] and CLKDBL, ratios of 2:1, 3:1, 4:1, 6:1, and 8:1 between the core and CLKIN are supported. See also Figure 10 on Page 21.

#### **Power Supplies**

The ADSP-21161N has separate power supply connections for the internal ( $V_{DDINT}$ ), external ( $V_{DDEXT}$ ), and analog ( $AV_{DD}$ /AGND) power supplies. The internal and analog supplies must meet the 1.8 V requirement. The external supply must meet the 3.3 V requirement. All external supply pins must be connected to the same supply.

Note that the analog supply (AV<sub>DD</sub>) powers the ADSP-21161N's clock generator PLL. To produce a stable clock, provide an external circuit to filter the power input to the AV<sub>DD</sub> pin. Place the filter as close as possible to the pin. For an example circuit, see Figure 5. To prevent noise coupling, use a wide trace for the analog ground (AGND) signal and install a decoupling capacitor as close as possible to the pin.




Figure 5. Analog Power (AV<sub>DD</sub>) Filter Circuit

#### **Development Tools**

The ADSP-21161N is supported with a complete set of software and hardware development tools, including Analog Devices emulators and VisualDSP++<sup>1</sup> development environment. The same emulator hardware that supports other ADSP-21xxx DSPs, also fully emulates the ADSP-21161N.

The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy-to-use assembler that is based on an algebraic syntax; an archiver (librarian/library builder), a linker, a loader, a cycle-accurate instruction-level simulator, a C/C++ compiler, and a C/C++ run-time library that includes DSP and mathematical functions. Two key points for these tools are:

- Compiled ADSP-21161N C/C++ code efficiency—the compiler has been developed for efficient translation of C/C++ code to ADSP-21161N assembly. The DSP has architectural features that improve the efficiency of compiled C/C++ code.
- ADSP-2106x family code compatibility—The assembler has legacy features to ease the conversion of existing ADSP-2106x applications to the ADSP-21161N.

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information)
- Insert break points
- Set conditional breakpoints on registers, memory, and stacks
- Trace instruction execution
- Perform linear or statistical profiling of program execution
- Fill, dump, and graphically plot the contents of memory
- Source level debugging
- Create custom debugger windows

The VisualDSP++ IDE lets programmers define and manage DSP software development. Its dialog boxes and property pages let programmers configure and manage all of the ADSP-21xxx development tools, including the syntax highlighting in the VisualDSP++ editor. This capability permits:

- Control how the development tools process inputs and generate outputs.
- Maintain a one-to-one correspondence with the tool's command line switches.

Analog Devices DSP emulators use the IEEE 1149.1 JTAG test access port of the ADSP-21161N processor to monitor and control the target board processor during emulation. The emulator provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the ADSP-21xxx processor family. Hardware tools include ADSP-21xxx PC plug-in cards. Third Party software tools include DSP libraries, real-time operating systems, and block diagram design tools.

# Designing an Emulator-Compatible DSP Board (Target)

The Analog Devices DSP Tools family of emulators are tools that every DSP developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG Test Access Port (TAP) on each JTAG DSP. The emulator uses the TAP to access the internal features of the DSP, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The DSP must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target's design must include the interface between an Analog Devices JTAG DSP and the emulation header on a custom DSP target board.

### Target Board Header

The emulator interface to an Analog Devices JTAG DSP is a 14-pin header, as shown in Figure 6. The customer must supply this header on the target board in order to communicate with the emulator. The interface consists of a standard dual row 0.025" square post header, set on  $0.1" \times 0.1$ " spacing, with a minimum post length of 0.235". Pin 3 is the key position used to prevent the pod from being inserted backwards. This pin must be clipped on the target board.

Also, the clearance (length, width, and height) around the header must be considered. Leave a clearance of at least 0.15" and 0.10" around the length and width of the header, and reserve a height clearance to attach and detach the pod connector.

As can be seen in Figure 6, there are two sets of signals on the header. There are the standard JTAG signals TMS, TCK, TDI, TDO, TRST, and EMU used for emulation purposes (via an

<sup>&</sup>lt;sup>1</sup>VisualDSP++ is a registered trademark of Analog Devices, Inc.




Figure 6. JTAG Target Board Connector for JTAG Equipped Analog Devices DSP (Jumpers in Place)

emulator). There are also secondary JTAG signals BTMS, BTCK, BTDI, and BTRST that are optionally used for board-level (boundary scan) testing.

When the emulator is not connected to this header, place jumpers across BTMS, BTCK,  $\overline{\text{BTRST}}$ , and BTDI as shown in Figure 7. This holds the JTAG signals in the correct state to allow the DSP to run free. Remove all the jumpers when connecting the emulator to the JTAG header.




Figure 7. JTAG Target Board Connector with No Local Boundary Scan

### JTAG Emulator Pod Connector

Figure 8 details the dimensions of the JTAG pod connector at the 14-pin target end. Figure 9 displays the keep-out area for a target board header. The keep-out area allows the pod connector to properly seat onto the target board header. This board area should contain no components (chips, resistors, capacitors, etc.). The dimensions are referenced to the center of the 0.25" square




Figure 8. JTAG Pod Connector Dimensions




Figure 9. JTAG Pod Connector Keep-Out Area

### Design-for-Emulation Circuit Information

For details on target board design issues including: single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see the *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website—use site search on "EE-68" (www.analog.com). This document is updated regularly to keep

(www.analog.com). This document is updated regularly to keep pace with improvements to emulator support.

### **Additional Information**

This data sheet provides a general overview of the ADSP-21161N architecture and functionality. For detailed information on the ADSP-2116x Family core architecture and instruction set, refer to the ADSP-21161N Sharc DSP Hardware Reference and the 21160 Sharc DSP Instruction Set Reference.

### PIN FUNCTION DESCRIPTIONS

ADSP-21161N pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST). Tie or pull unused inputs to  $V_{DDEXT}$  or GND, except for the following:

- ADDR23-0, DATA47-0, BRST, CLKOUT (NOTE: These pins have a logic-level hold circuit enabled on the ADSP-21161N DSP with ID2-0 = 00x.)
- PA, ACK, RD, WR, DMARx, DMAGx, (ID2-0 = 00x) (NOTE: These pins have a pull-up enabled on the ADSP-21161N DSP with ID2-0 = 00x.)
- LxCLK, LxACK, LxDAT7-0 (LxPDRDE = 0) (NOTE: See Link Port Buffer Control Register Bit definitions in the *ADSP-21161N SHARC DSP Hardware Reference*.)
- DxA, DxB, SCLKx, SPICLK, MISO, MOSI, EMU, TMS, TRST, TDI (NOTE: These pins have a pull-up.)

The following symbols appear in the Type column of Table 2: A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive,  $(O/D) = Open Drain, and T = Three-State (when <math>\overline{SBTS}$  is asserted or when the ADSP-21161N is a bus slave).

Unlike previous SHARC processors, the ADSP-21161N contains internal series resistance equivalent to  $50\Omega$  on all input/output drivers except the CLKIN and XTAL pins.

Therefore, for traces longer than six inches, external series resistors on control, data, clock, or frame sync pins are not required to dampen reflections from transmission line effects for point-to-point connections. However, for more complex networks such as a star configuration, series termination is still recommended.

Table	2.	Pin	Descrip	otions
Include	~.		Deserry	peromo

Pin	Туре	Function
ADDR23-0	I/O/T	<b>External Bus Address.</b> The ADSP-21161N outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the IOP registers of other ADSP-21161Ns while all other internal memory resources can be accessed indirectly via DMA control (that is, accessing IOP DMA parameter registers). The ADSP-21161N inputs addresses when a host processor or multiprocessing bus master is reading or writing its IOP registers. A keeper latch on the DSP's ADDR23-0 pins maintains the input at the level it was last driven. This latch is only enabled on the ADSP-21161N with ID2-0=00x.
DATA47-16	I/O/T	<ul> <li>External Bus Data. The ADSP-21161N inputs and outputs data and instructions on these pins. Pull-up resistors on unused data pins are not necessary. A keeper latch on the DSP's DATA47-16 pins maintains the input at the level it was last driven. This latch is only enabled on the ADSP-21161N with ID2-0=00x.</li> <li>Note: DATA[15:8] pins (multiplexed with L1DATA[7:0]) can also be used to extend the data bus if the link ports are disabled and will not be used. In addition, DATA[7:0] pins (multiplexed with L0DATA[7:0]) can also be used. This allows execution of 48-bit instructions from external SBSRAM (system clock speed-external port), SRAM (system clock speed-external port) and SDRAM (core clock or one-half the core clock speed). The IPACKx Instruction Packing Mode Bits in SYSCON should be set correctly (IPACK1-0 = 0x1) to enable this full instruction Width/No-packing Mode of operation.</li> </ul>
<u>MS</u> 3-0	I/O/T	<b>Memory Select Lines.</b> These outputs are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank sizes are fixed to 16 Mwords for non-SDRAM and 64 Mwords for SDRAM. The $\overline{MS3}$ -0 outputs are decoded memory address lines. In asynchronous access mode, the $\overline{MS3}$ -0 outputs transition with the other address outputs. In synchronous access modes, the $\overline{MS3}$ -0 outputs assert with the other address lines; however, they de-assert after the first CLKIN cycle in which ACK is sampled asserted. In a multiprocessor systems, the $\overline{MSx}$ signals are tracked by slave SHARCs. The internal addresses 24 and 26 are zeros and 26 and 27 are decoded into $\overline{MS3}$ -0.
RD	I/O/T	<b>Memory Read Strobe.</b> $\overline{\text{RD}}$ is asserted whenever ADSP-21161N reads a word from external memory or from the IOP registers of other ADSP-21161Ns. External devices, including other ADSP-21161Ns, must assert $\overline{\text{RD}}$ for reading from a word of the ADSP-21161N IOP register memory. In a multiprocessing system, $\overline{\text{RD}}$ is driven by the bus master. $\overline{\text{RD}}$ has a 20k $\Omega$ internal pull-up resistor that is enabled for DSPs with ID2-0 = 00x.
WR	I/O/T	<b>Memory Write Low Strobe.</b> WR is asserted when ADSP-21161N writes a word to external memory or IOP registers of other ADSP-21161Ns. External devices must assert WR for writing to ADSP-21161N's IOP registers. In a multiprocessing system, WR is driven by the bus master. WR has a $20k\Omega$ internal pull-up resistor that is enabled for DSPs with ID2-0 = 00x.

### Table 2. Pin Descriptions (continued)

BRST       I/O/T       Sequential Burst Access. BRST is asserted by ADSP-21161N to ind associated with consecutive addresses is being read or written. A slave d initial address and increments an internal address counter after each tra mented address is not pipelined on the bus. A master ADSP-21161N in environment can read slave external port buffers (EPBx) using the burst asserted after the initial access of a burst transfer. It is asserted for every except for the last data request cycle (denoted by RD or WR asserted at A keeper latch on the DSP's BRST pin maintains the input at the level i This latch is only enabled on the ADSP-21161N with ID2-0=00x.         ACK       I/O/S       Memory Acknowledge. External devices can de-assert ACK (low) to a external memory access. ACK is used by I/O devices, memory controlle erals to hold off completion of an external memory access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPs         SBTS       I/S       Suspend Bus and Three-State. External devices can assert SBTS (loe external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access will not be completed until \$\overline{SBTS}\$ should only be used to recover from host processor/ADSP-21161N         CAS       I/O/T       SDRAM Column Access Strobe. In conjunction with RAS, MSx, \$\overline{SD}\$ and sometimes SDA10, defines the operation for the SDRAM to perform.         SDWE       I/O/T       SDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.         SDCLK0       I/O/S/T       SDRAM Clock Output 0. Clock for SDRAM devices. For sy SDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SD	evice samples the nsfer. The incre- a multiprocessor protocol. BRST is cycle after that, d BRST negated). t was last driven. dd wait states to an rs, or other periph- el161N deasserts registers. ACK has with ID2-0 = 00x. w) to place the e for the following $\overline{STS}$ is asserted, the BTS is deasserted. N deadlock. DWE, SDCLKx, and
initial address and increments an internal address counter after each tramented address is not pipelined on the bus. A master ADSP-21161N if environment can read slave external port buffers (EPBx) using the burst asserted after the initial access of a burst transfer. It is asserted for every except for the last data request cycle (denoted by RD or WR asserted ar A keeper latch on the DSP's BRST pin maintains the input at the level i This latch is only enabled on the ADSP-21161N with ID2-0=00x.ACKI/O/SMemory Acknowledge. External devices can de-assert ACK (low) to a external memory access. ACK is used by I/O devices, memory controlle erals to hold off completion of an external memory access. The ADSP- ACK as an output to add wait states to a synchronous access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPs SBTSSBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices.	hsfer. The incre- a multiprocessor protocol. BRST is cycle after that, d BRST negated). t was last driven. dd wait states to an rs, or other periph- 21161N deasserts registers. ACK has with ID2-0 = 00x. w) to place the e for the following TTS is asserted, the BTS is deasserted. N deadlock. DWE, SDCLKx, and
Mented address is not pipelined on the bus. A master ADSP-21161N in environment can read slave external port buffers (EPBx) using the burst asserted after the initial access of a burst transfer. It is asserted for every except for the last data request cycle (denoted by RD or WR asserted at A keeper latch on the DSP's BRST pin maintains the input at the level i This latch is only enabled on the ADSP-21161N with ID2-0=00x.ACKI/O/SMemory Acknowledge. External devices can de-assert ACK (low) to a external memory access. ACK is used by I/O devices, memory controlle erals to hold off completion of an external memory access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPsSBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161SCASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices.	a multiprocessor protocol. BRST is cycle after that, d BRST negated). t was last driven. dd wait states to an rs, or other periph- 21161N deasserts registers. ACK has with ID2-0 = 00x. w) to place the e for the following TTS is asserted, the BTS is deasserted. N deadlock. DWE, SDCLKx, and E, SDCLKx, and
environment can read slave external port buffers (EPBx) using the burst asserted after the initial access of a burst transfer. It is asserted for every except for the last data request cycle (denoted by RD or WR asserted ar A keeper latch on the DSP's BRST pin maintains the input at the level it This latch is only enabled on the ADSP-21161N with ID2-0=00x.ACKI/O/SMemory Acknowledge. External devices can de-assert ACK (low) to a external memory access. ACK is used by I/O devices, memory controlle erals to hold off completion of an external memory access. The ADSP- ACK as an output to add wait states to a synchronous access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPsSBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access will not be completed until S BTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, SD and sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices.	protocol. BRST is cycle after that, d BRST negated). t was last driven. dd wait states to an rs, or other periph- ended wait states to an with ID2-0 = 00x. w) to place the e for the following <u>errs</u> is asserted, the <u>BTS</u> is deasserted. N deadlock. <u>DWE</u> , SDCLKx, and E, SDCLKx, and
ACKI/O/Sasserted after the initial access of a burst transfer. It is asserted for every except for the last data request cycle (denoted by RD or WR asserted ar A keeper latch on the DSP's BRST pin maintains the input at the level i This latch is only enabled on the ADSP-21161N with ID2-0=00x.ACKI/O/SMemory Acknowledge. External devices can de-assert ACK (low) to a external memory access. ACK is used by I/O devices, memory controlle erals to hold off completion of an external memory access. The ADSP- ACK as an output to add wait states to a synchronous access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPsSBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Row Access Strobe. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDRAM devices, handles the increased clock load requirements, eliminat	cycle after that, d BRST negated). t was last driven. dd wait states to an rs, or other periph- 21161N deasserts registers. ACK has with ID2-0 = 00x. w) to place the e for the following <u>BTS</u> is asserted, the <u>BTS</u> is deasserted. N deadlock. <u>DWE</u> , SDCLKx, m. E, SDCLKx, and
ACKI/O/SExcept for the last data request cycle (denoted by RD or WR asserted ar A keeper latch on the DSP's BRST pin maintains the input at the level in This latch is only enabled on the ADSP-21161N with ID2-0=00x.ACKI/O/SMemory Acknowledge. External devices can de-assert ACK (low) to a external memory access. ACK is used by I/O devices, memory controlled erals to hold off completion of an external memory access. The ADSP-2 ACK as an output to add wait states to a synchronous access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPsSBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, SD and sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Row Access Strobe. In conjunction with CAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices.	d BRST negated). t was last driven. dd wait states to an rs, or other periph- 21161N deasserts registers. ACK has with ID2-0 = 00x. w) to place the e for the following <u>BTS</u> is asserted, the <u>BTS</u> is deasserted. N deadlock. <u>DWE</u> , SDCLKx, m. <u>E</u> , SDCLKx, and
ACKI/O/SA keeper latch on the DSP's BRST pin maintains the input at the level i This latch is only enabled on the ADSP-21161N with ID2-0=00x.ACKI/O/SMemory Acknowledge. External devices can de-assert ACK (low) to a external memory access. ACK is used by I/O devices, memory controlle erals to hold off completion of an external memory access. The ADSP-2 ACK as an output to add wait states to a synchronous access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPs Suspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, S and sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Olata Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices.	t was last driven. dd wait states to an rs, or other periph- 1161N deasserts registers. ACK has with ID2-0 = 00x. w) to place the e for the following <u>BTS</u> is asserted, the <u>BTS</u> is deasserted. N deadlock. <u>DWE</u> , SDCLKx, m. <u>E</u> , SDCLKx, and
ACKI/O/SThis latch is only enabled on the ADSP-21161N with ID2-0=00x.ACKI/O/SMemory Acknowledge. External devices can de-assert ACK (low) to a external memory access. ACK is used by I/O devices, memory controlle erals to hold off completion of an external memory access. The ADSP-/ ACK as an output to add wait states to a synchronous access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPsSBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, elimination	dd wait states to an rs, or other periph- 21161N deasserts registers. ACK has with ID2-0 = 00x. w) to place the e for the following <u>OTS</u> is asserted, the <u>BTS</u> is deasserted. N deadlock. <u>DWE</u> , SDCLKx, m. <u>E</u> , SDCLKx, and
ACKI/O/SMemory Acknowledge. External devices can de-assert ACK (low) to a external memory access. ACK is used by I/O devices, memory controlle erals to hold off completion of an external memory access. The ADSP-J ACK as an output to add wait states to a synchronous access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPsSBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, SDW and sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Row Access Strobe. In conjunction with CAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDRAM devices, handles the increased clock load requirements, eliminat	rs, or other periph- e1161N deasserts registers. ACK has with ID2-0 = 00x. w) to place the e for the following $\overline{STS}$ is asserted, the $\overline{BTS}$ is deasserted. N deadlock. $\overline{DWE}$ , SDCLKx, and $\overline{E}$ , SDCLKx, and
SBTSI/Sexternal memory access. ACK is used by I/O devices, memory controlle erals to hold off completion of an external memory access. The ADSP-/ ACK as an output to add wait states to a synchronous access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPsSBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, SD and sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Row Access Strobe. In conjunction with CAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.SDCLK0I/O/S/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	rs, or other periph- e1161N deasserts registers. ACK has with ID2-0 = 00x. w) to place the e for the following $\overline{STS}$ is asserted, the $\overline{BTS}$ is deasserted. N deadlock. $\overline{DWE}$ , SDCLKx, and $\overline{E}$ , SDCLKx, and
SBTSI/Serals to hold off completion of an external memory access. The ADSP-J ACK as an output to add wait states to a synchronous access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPsSBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, SD and sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Row Access Strobe. In conjunction with CAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	e1161N deasserts registers. ACK has with ID2-0 = 00x. w) to place the e for the following $\overline{TS}$ is asserted, the $\overline{BTS}$ is deasserted. N deadlock. $\overline{DWE}$ , SDCLKx, m. $\overline{E}$ , SDCLKx, and
SBTSI/SACK as an output to add wait states to a synchronous access of its IOP a 20kΩ internal pull-up resistor that is enabled during reset or on DSPs Suspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, S and sometimes SDA10, defines the operation for the SDRAM to perforRASI/O/TSDRAM Row Access Strobe. In conjunction with CAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	registers. ACK has with ID2-0 = 00x. w) to place the e for the following $\overline{TS}$ is asserted, the $\overline{BTS}$ is deasserted. N deadlock. $\overline{DWE}$ , SDCLKx, m. $\overline{E}$ , SDCLKx, and
SBTSI/Sa 20kΩ internal pull-up resistor that is enabled during reset or on DSPsSBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, S and sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Row Access Strobe. In conjunction with CAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM power-up initialization.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	with ID2-0 = 00x. w) to place the e for the following $\overline{TS}$ is asserted, the $\overline{BTS}$ is deasserted. N deadlock. $\overline{DWE}$ , SDCLKx, m. $\overline{E}$ , SDCLKx, and
SBTSI/SSuspend Bus and Three-State. External devices can assert SBTS (lo external bus address, data, selects, and strobes in a high impedance stat cycle. If the ADSP-21161N attempts to access external memory while SI processor will halt and the memory access will not be completed until S SBTS should only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, S and sometimes SDA10, defines the operation for the SDRAM to perform.RASI/O/TSDRAM Row Access Strobe. In conjunction with CAS, MSx, SDWE sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM power-up initialization.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDRAM devices, handles the increased clock load requirements, elimination	w) to place the e for the following <u>FTS</u> is asserted, the <u>BTS</u> is deasserted. N deadlock. <u>DWE</u> , SDCLKx, m. <u>E</u> , SDCLKx, and
Image: Carrier of the section of th	e for the following <u>STS</u> is asserted, the <u>BTS</u> is deasserted. N deadlock. <u>DWE</u> , SDCLKx, m. <u>E</u> , SDCLKx, and
CASI/O/TSDRAM Column Access Strobe.In conjunction with RAS, MSx, S and sometimes SDA10, defines the operation for the SDRAM to perform.RASI/O/TSDRAM Write Enable.In conjunction with CAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Data Mask.In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.DQMO/TSDRAM Clock Output 0.Clock for SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 1.Additional clock for SDRAM devices.SDRAM Clock Output 1.Additional clock load requirements, eliminat	TS is asserted, the BTS is deasserted. N deadlock. DWE, SDCLKx, m. E, SDCLKx, and
CASI/O/TSDRAM Column Access Strobe.In conjunction with RAS, MSx, S and sometimes SDA10, defines the operation for the SDRAM to perforRASI/O/TSDRAM Row Access Strobe.In conjunction with CAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable.In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask.In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 0.Clock for SDRAM devices.SDRAM devices, handles the increased clock load requirements, eliminat	BTS is deasserted. N deadlock. DWE, SDCLKx, m. E, SDCLKx, and
SBTSShould only be used to recover from host processor/ADSP-21161CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, S and sometimes SDA10, defines the operation for the SDRAM to perforRASI/O/TSDRAM Row Access Strobe. In conjunction with CAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM power-up initialization.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDRAM devices, handles the increased clock load requirements, eliminat	N deadlock. DWE, SDCLKx, n. Ē, SDCLKx, and
CASI/O/TSDRAM Column Access Strobe. In conjunction with RAS, MSx, S and sometimes SDA10, defines the operation for the SDRAM to perforRASI/O/TSDRAM Row Access Strobe. In conjunction with CAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM devices.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	DWE, SDCLKx, n. Ē, SDCLKx, and
RASI/O/Tand sometimes SDA10, defines the operation for the SDRAM to perfor SDRAM Row Access Strobe. In conjunction with CAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM power-up initialization.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	m. Ē, SDCLKx, and
RASI/O/TSDRAM Row Access Strobe. In conjunction with CAS, MSx, SDW sometimes SDA10, defines the operation for the SDRAM to perform.SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM power-up initialization.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, elimination	Ē, SDCLKx, and
SDWEI/O/Tsometimes SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM power-up initialization.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	
SDWEI/O/TSDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCL SDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM power-up initialization.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	
DQMO/TSDA10, defines the operation for the SDRAM to perform.DQMO/TSDRAM Data Mask. In write mode, DQM has a latency of zero and precharge command and during SDRAM power-up initialization.SDCLK0I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDCLK1O/S/TSDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	x, and sometimes
SDCLK0I/O/S/Tprecharge command and during SDRAM power-up initialization.SDCLK1I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	-
SDCLK0I/O/S/Tprecharge command and during SDRAM power-up initialization.SDCLK1I/O/S/TSDRAM Clock Output 0. Clock for SDRAM devices.SDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	is used during a
SDCLK1         O/S/T         SDRAM Clock Output 1. Additional clock for SDRAM devices. For sy SDRAM devices, handles the increased clock load requirements, eliminat	-
SDRAM devices, handles the increased clock load requirements, eliminat	
	tems with multiple
clock buffers. Either SDCLK1 or both SDCLKx pins can be three-state	ng need of off-chip
	d.
SDCKE I/O/T <b>SDRAM Clock Enable.</b> Enables and disables the CLK signal. For de	tails, see the data
sheet supplied with the SDRAM device.	
SDA10 O/T SDRAM A10 Pin. Enables applications to refresh an SDRAM in para	llel with a
non-SDRAM accesses or host accesses.	
IRQ2-0       I/A       Interrupt Request Lines. These are sampled on the rising edge of C	LKIN and may be
either edge-triggered or level-sensitive.	
FLAG11-0 I/O/A Flag Pins. Each is configured via control bits as either an input or outp	
can be tested as a condition. As an output, it can be used to signal exter	
TIMEXP O <b>Timer Expired.</b> Asserted for four core clock cycles when the timer is e	nabled and
TCOUNT decrements to zero.	
HBR     I/A     Host Bus Request. Must be asserted by a host processor to request co	
ADSP-21161N's external bus. When $\overline{\text{HBR}}$ is asserted in a multiprocess	
ADSP-21161N that is bus master will relinquish the bus and assert HBC bus, the ADSP-21161N places the address, data, select, and strobe lines i	-
state. HBR has priority over all ADSP-21161N bus requests ( $\overline{BR6-1}$ ) in	
system.	a multiprocessing
HBG         I/O         Host Bus Grant. Acknowledges an HBR bus request, indicating that t	e host processor
may take control of the external bus. HBG is asserted (held low) by the A	
$\overline{\text{HBR}}$ is released. In a multiprocessing system, $\overline{\text{HBG}}$ is output by the AI	
master and is monitored by all others.	01-21101 N D118
After HBR is asserted, and before HBG is given, HBG will float for 1 t <sub>CF</sub>	SF-21101N bus
To avoid erroneous grants, HBG should be pulled up with a $20k\Omega$ to 50	
resistor.	(1 CLKIN cycle).

Table 2.	Pin Descriptions (continued)
----------	------------------------------

Pin	Туре	Function
CS	I/A	Chip Select. Asserted by host processor to select the ADSP-21161N.
REDY	O (O/D)	Host Bus Acknowledge. The ADSP-21161N deasserts REDY (low) to add waitstates to a
		host access of its IOP registers when $\overline{CS}$ and $\overline{HBR}$ inputs are asserted.
DMAR1	I/A	DMA Request 1 (DMA Channel 11). Asserted by external port devices to request DMA
		services. $\overline{\text{DMAR1}}$ has a 20k $\Omega$ internal pull-up resistor that is enabled for DSPs with ID2-0
		= 00x.
DMAR2	I/A	<b>DMA Request 2</b> (DMA Channel 12). Asserted by external port devices to request DMA
		services. $\overline{\text{DMAR2}}$ has a 20k $\Omega$ internal pull-up resistor that is enabled for DSPs with ID2-0 = 00x.
DMAG1	O/T	<b>DMA Grant 1</b> (DMA Channel 11). Asserted by ADSP-21161N to indicate that the
Divinioi	0/1	requested DMA starts on the next cycle. Driven by bus master only. $\overline{DMAG1}$ has a $20k\Omega$
		internal pull-up resistor that is enabled for DSPs with $ID2-0 = 00x$ .
DMAG2	O/T	<b>DMA Grant 2</b> (DMA Channel 12). Asserted by ADSP-21161N to indicate that the
DIVING2	0/1	requested DMA starts on the next cycle. Driven by bus master only. $\overline{DMAG2}$ has a 20k $\Omega$
		internal pull-up resistor that is enabled for DSPs with $ID2-0 = 00x$ .
<u>BR</u> 6-1	I/O/S	Multiprocessing Bus Requests. Used by multiprocessing ADSP-21161Ns to arbitrate for
		bus mastership. An ADSP-21161N only drives its own BRx line (corresponding to the value
		of its ID2-0 inputs) and monitors all others. In a multiprocessor system with less than six
		ADSP-21161Ns, the unused $\overline{BRx}$ pins should be pulled high; the processor's own $\overline{BRx}$ line
		must not be pulled high or low because it is an output.
BMSTR	0	<b>Bus Master Output</b> . In a multiprocessor system, indicates whether the ADSP-21161N is
		current bus master of the shared external bus. The ADSP-21161N drives BMSTR high only
		while it is the bus master. In a single-processor system (ID = 000), the processor drives this pin high.
ID2-0	I	<b>Multiprocessing ID</b> . Determines which multiprocessing bus request ( $\overline{BR1}$ - $\overline{BR6}$ ) is used
		by ADSP-21161N. ID = 001 corresponds to $\overline{BR1}$ , ID = 010 corresponds to $\overline{BR2}$ , and so
		on. Use ID = 000 or ID = 001 in single-processor systems. These lines are a system config
		uration selection that should be hardwired or only changed at reset.
RPBA	I/S	Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for
		multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This
		signal is a system configuration selection that must be set to the same value on every
		ADSP-21161N. If the value of RPBA is changed during system operation, it must be changed
		in the same CLKIN cycle on every ADSP-21161N.
PA	I/O/T	<b>Priority Access.</b> Asserting its $\overline{PA}$ pin allows an ADSP-21161N bus slave to interrupt
		background DMA transfers and gain access to the external bus. PA is connected to all ADSP-21161Ns in the system. If access priority is not required in a system, the PA pin should
		be left unconnected. $\overline{PA}$ has a 20k $\Omega$ internal pull-up resistor that is enabled for DSPs with
		ID2-0 = 00x.
DxA	I/O	<b>Data Transmit or Receive Channel A</b> (Serial Ports 0, 1, 2, 3). Each DxA pin has an
		internal pull-up resistor. Bidirectional data pin. This signal can be configured as an output
		to transmit serial data, or as an input to receive serial data.
DxB	I/O	Data Transmit or Receive Channel B (Serial Ports 0, 1, 2, 3). Each DxB pin has an
		internal pull-up resistor. Bidirectional data pin. This signal can be configured as an output
		to transmit serial data, or as an input to receive serial data.
SCLKx	I/O	Transmit/Receive Serial Clock (Serial Ports 0, 1, 2, 3). Each SCLK pin has an internal
		pull-up resistor. This signal can be either internally or externally generated.
FSx	I/O	<b>Transmit or Receive Frame Sync</b> (Serial Ports 0, 1, 2, 3). The frame sync pulse initiates
		shifting of serial data. This signal is either generated internally or externally. It can be active
		high or low or an early or a late frame sync, in reference to the shifting of serial data.

### Table 2. Pin Descriptions (continued)

Pin	Туре	Function
SPICLK	I/O	Serial Peripheral Interface Clock Signal. Driven by the master, this signal controls the
		rate at which data is transferred. The master may transmit data at a variety of baud rates.
		SPICLK cycles once for each bit transmitted. SPICLK is a gated clock that is active during
		data transfers, only for the length of the transferred word. Slave devices ignore the serial clock
		if the slave select input is driven inactive (HIGH). SPICLK is used to shift out and shift in
		the data driven on the MISO and MOSI lines. The data is always shifted out on one clock
		edge of the clock and sampled on the opposite edge of the clock. Clock polarity and clock
		phase relative to data are programmable into the SPICTL control register and define the
		transfer format. SPICLK has an internal pull-up resistor.
<b>SPIDS</b>	Ι	Serial Peripheral Interface Slave Device Select. An active low signal used to enable
01120	-	slave devices. This input signal behaves like a chip select, and is provided by the master device
		for the slave devices. In multi-master mode SPIDS signal can be asserted to a master device
		to signal that an error has occurred, as some other device is also trying to be the master device.
		If asserted low when the device is in master mode, it is considered a multi-master error. For
		a single-master, multiple-slave configuration where FLAG3-0 are used, this pin must be tied
		or pulled high to $V_{DDEXT}$ on the master device. For ADSP-21161N to ADSP-21161N SPI
		interaction, any of the master ADSP-21161N's FLAG3-0 pins can be used to drive the SPIDS
		signal on the ADSP-21161N SPI slave device.
MOSI	I/O (o/d)	SPI Master Out Slave. If the ADSP-21161N is configured as a master, the MOSI pin
M031	1/0 (0/0)	becomes a data transmit (output) pin, transmitting output data. If the ADSP-21161N is
		configured as a slave, the MOSI pin becomes a data receive (input) pin, receiving input data.
		In an ADSP-21161N SPI interconnection, the data is shifted out from the MOSI output pin
		of the master and shifted into the MOSI input(s) of the slave(s). MOSI has an internal pull-up
		resistor.
MICO	$\mathbf{U} \mathbf{O} \left( \mathbf{u} \right) $	
MISO	I/O (o/d)	SPI Master In Slave Out. If the ADSP-21161N is configured as a master, the MISO pin
		becomes a data receive (input) pin, receiving input data. If the ADSP-21161N is configured
		as a slave, the MISO pin becomes a data transmit (output) pin, transmitting output data. In
		an ADSP-21161N SPI interconnection, the data is shifted out from the MISO output pin
		of the slave and shifted into the MISO input pin of the master. MISO has an internal pull-up
		resistor. MISO can be configured as o/d by setting the OPD bit in the SPICTL register.
	T/O	<b>Note:</b> Only one slave is allowed to transmit data at any given time.
LxDAT7-0		Link Port Data (Link Ports 0-1).
[DATA15-0]	[I/O/T]	For silicon revisions 1.2 and higher, each LxDAT pin has a keeper latch that is enabled when
		used as a data pin; or a $20k\Omega$ internal pull-down resistor that is enabled or disabled by the
		LxPDRDE bit of the LCTL register.
		For silicon revisions 0.3, 1.0, and 1.1 each LxDAT pin has a 50 k $\Omega$ internal pull-down resistor that is enabled or disabled by the LxPDRDE bit of the LCTL register.
		<b>Note:</b> L1DATA[7:0] are multiplexed with the DATA[15:8] pins L0DATA[7:0] are multiplexed
		with the DATA[7:0] pins. If link ports are disabled and are not be used, then these pins can be used as additional data lines for executing instructions at up to the full clock rate from external memory.
		See DATA47:16 for more information.
	T/O	
LxCLK	I/O	<b>Link Port Clock</b> (Link Ports 0-1). Each LxCLK pin has an internal pull-down 50 k $\Omega$ resistor
	T/O	that is enabled or disabled by the LxPDRDE bit of the LCTL register.
LxACK	I/O	Link Port Acknowledge (Link Ports 0-1). Each LxACK pin has an internal pull-down
	-	50 k $\Omega$ resistor that is enabled or disabled by the LxPDRDE bit of the LCTL register.
EBOOT	Ι	<b>EPROM Boot Select</b> . For a description of how this pin operates, see the table in the $\overline{BMS}$
		pin description. This signal is a system configuration selection that should be hardwired.
LBOOT	Ι	<b>Link Boot</b> . For a description of how this pin operates, see the table in the $\overline{BMS}$ pin
		description. This signal is a system configuration selection that should be hardwired.
BMS	I/O/T	Boot Memory Select. Serves as an output or input as selected with the EBOOT and
		LBOOT pins; see table below. This input is a system configuration selection that should be
		hardwired. For Host and PROM boot, DMA channel 10 (EPB0) is used. For Link boot and
		SPI boot, DMA channel 8 is used.
		Three-state only in EPROM boot mode (when $\overline{BMS}$ is an output).

### Table 2. Pin Descriptions (continued)

Pin	Туре	Function				
CLKIN	I	Local Clock In. Used in conjunction with XTAL. CLKIN is the ADSP-21161N clock input. It configures the ADSP-21161N to use either its internal clock generator or an external clock source. Connecting the necessary components to CLKIN and XTAL enables the internal clock generator. Connecting the external clock to CLKIN while leaving XTAL unconnected configures the ADSP-21161N to use the external clock source such as an external clock oscillator. The ADSP-21161N external port cycles at the frequency of CLKIN. The instruction cycle rate is a multiple of the CLKIN frequency; it is programmable at power-up via the CLK_CFG1-0 pins. CLKIN may not be halted, changed, or operated below the specified frequency.				
XTAL	0		<b>Crystal Oscillator Terminal 2</b> . Used in conjunction with CLKIN to enable the ADSP-21161N's internal clock oscillator or to disable it to use an external clock source. See			
CLK_CFG1-0	I	to n x PLLIC These pins ca core clock ra	CLKIN. <b>Core/CLKIN Ratio Control</b> . ADSP-21161N core clock (instruction cycle) rate is equal to n x PLLICLK where n is user selectable to 2, 3, or 4, using the CLK_CFG1-0 inputs. These pins can also be used in combination with the CLKDBL pin to generate additional core clock rates of 6 x CLKIN and 8 x CLKIN (see the Clock Rate Ratios table in the CLKDBL description).			
CLKDBL	I	where CLKC double circuit internal clock conjunction maximum of generate a 50 by tying CLF example, this 50 MHz CLI This pin can as well. The	<b>Crystal Double Mode Enable</b> . This pin is used to enable the 2x clock double circuitry, where CLKOUT can be configured as either 1x or 2x the rate of CLKIN. This CLKIN double circuit is primarily intended to be used for an external crystal in conjunction with the internal clock generator and the XTAL pin. The internal clock generator when used in conjunction with the XTAL pin and an external crystal is designed to support up to a maximum of 25 MHz external crystal frequency. CLKDBL can be used in XTAL mode to generate a 50 MHz input into the PLL. The 2x clock mode is enabled (during RESET low) by tying CLKDBL to GND, otherwise it is connected to $V_{DDEXT}$ for 1x clock mode. For example, this allows the use of a 25 MHz crystal to enable 100 MHz core clock rates and a 50 MHz CLKOUT operation when CLK_CFG1='0', CLK_CFG1='0' and CLKDBL='0'. This pin can also be used to generate different clock rate ratios for external clock oscillators as well. The possible clock rate ratio options (up to 100 MHz) for either CLKIN (external clock oscillator) or XTAL (crystal input) are as follows:			
		CLKDBL	CLK_CFG1	CLK_CFG0	Core:CLKIN	CLKIN:CLKOUT
		1	0	0	2:1	
		1	0	1	3:1	1x
		0	1	0	4:1	1x
		0	0	0	4:1	2x
		0	0	1	6:1	2x
		0	1	0	8:1	2x
		clock) rate an Page 21. Note: When a	nd a 25 MHz CL	KOUT (external rystal, the maximu	port) clock rate. S	0 MHz core (instruction ee also Figure 10 on cannot exceed 25 MHz. For MHz.

Table 2.	Pin	Descriptions	(continued)
----------	-----	--------------	-------------

Pin	Туре	Function
CLKOUT	O/T	<b>Local Clock Out</b> . CLKOUT is 1x or 2x and is driven at either 1x or 2x the frequency of CLKIN frequency by the current bus master. The frequency is determined by the CLKDBL
		pin. This output is three-stated when the ADSP-21161N is not the bus master or when the
		host controls the bus (HBG asserted). A keeper latch on the DSP's CLKOUT pin maintains
		the output at the level it was last driven. This latch is only enabled on the ADSP-21161N
		with ID2-0=00x.
		If $\overline{\text{CLKDBL}}$ enabled, CLKOUT = 2xCLKIN
		If CLKDBL disabled, CLKOUT = 1xCLKIN
		<b>Note:</b> CLKOUT is only controlled by the CLKDBL pin and operates at either 1xCLKIN or
		2xCLKIN.
		Do not use CLKOUT in multiprocessing systems. Use CLKIN instead.
RESET	I/A	<b>Processor Reset</b> . Resets the ADSP-21161N to a known state and begins execution at the
		program memory location specified by the hardware reset vector address. The $\overline{\text{RESET}}$ input
1		must be asserted (low) at power-up.
RSTOUT <sup>1</sup>	0	<b>Reset Out</b> . When $\overrightarrow{\text{RSTOUT}}$ is asserted (low), this pin indicates that the core blocks are in
		reset. It is deasserted 4096 cycles after RESET is deasserted indicating that the PLL is stable
		and locked.
ТСК	Ι	Test Clock (JTAG). Provides a clock for JTAG boundary scan.
TMS	I/S	<b>Test Mode Select (JTAG)</b> . Used to control the test state machine. TMS has a 20 k $\Omega$ internal
		pull-up resistor.
TDI	I/S	<b>Test Data Input (JTAG)</b> . Provides serial data for the boundary scan logic. TDI has a 20 k $\Omega$
		internal pull-up resistor.
TDO	0	Test Data Output (JTAG). Serial scan output of the boundary scan path.
TRST	I/A	Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low) after
		power-up or held low for proper operation of the ADSP-21161N. TRST has a 20 k $\Omega$ internal
		pull-up resistor.
EMU	O (O/D)	Emulation Status. Must be connected to the ADSP-21161N Analog Devices DSP Tools
		product line of JTAG emulators target board connector only. EMU has an internal pull-up
		resistor.
V <sub>DDINT</sub>	Р	<b>Core Power Supply</b> . Nominally +1.8 V dc and supplies the DSP's core processor (14 pins).
V <sub>DDEXT</sub>	Р	I/O Power Supply. Nominally +3.3 V dc. (13 pins).
AVDD	Р	Analog Power Supply. Nominally +1.8 V dc and supplies the DSP's internal PLL (clock
		generator). This pin has the same specifications as V <sub>DDINT</sub> , except that added filtering
		circuitry is required. see Power Supplies on Page 8.
AGND	G	Analog Power Supply Return.
GND	G	Power Supply Return. (26 pins).
NC		<b>Do Not Connect</b> . Reserved pins that must be left open and unconnected. (5 pins).

 $\overline{^{1}RSTOUT}$  exists only for silicon revision 1.2.

### **BOOT MODES**

Table 3.	<b>Boot Mode</b>	Selection
----------	------------------	-----------

EBOOT	LBOOT	BMS	Booting Mode
1	0	Output	EPROM (Connect BMS to EPROM chip select.)
0	0	1 (Input)	Host Processor
0	1	0 (Input)	Serial Boot via SPI
0	1	1 (Input)	Link Port
0	0	0 (Input)	No Booting. Processor executes from external memory.
1	1	x (Input)	Reserved

# ADSP-21161N SPECIFICATIONS

### **RECOMMENDED OPERATING CONDITIONS**

			C Gr	ade	K Gr	ade	
Parameter <sup>1</sup>		Test Conditions	Min	Max	Min	Max	Unit
V <sub>DDINT</sub>	Internal (Core) Supply Voltage			1.89		1.89	V
$AV_{DD}$	Analog (PLL) Supply Voltage			1.89	-	1.89	V
$V_{DDEXT}$	External (I/O) Supply Voltage		3.13	3.47	3.13	3.47	V
$V_{IH}$	High Level Input Voltage <sup>2</sup>	@ $V_{DDEXT}$ = max.	2.0	$V_{DDEXT}$ +0.5	2.0	$V_{DDEXT}$ +0.5	V
$V_{IL}$		@ $V_{DDEXT}$ = min.	-0.5		-0.5	0.8	V
T <sub>CASE</sub>	Case Operating Temperature <sup>3</sup>		-40	+105	0	+85	°C

<sup>1</sup>Specifications subject to change without notice.

<sup>2</sup>Applies to input and bidirectional pins: DATA47-16, ADDR23-0, MS3-0, RD, WR, ACK, SBTS, IRQ2-0, FLAG11-0, HBG, HBR, CS, DMAR1, DMAR2, BR6-1, ID2-0, RPBA, PA, BRST, FSx, DxA, DxB, SCLKx, RAS, CAS, SDWE, SDCLK0, LxDAT7-0, LxCLK, LxACK, SPICLK, MOSI, MISO, SPIDS, EBOOT, LBOOT, BMS, SDCKE, CLK\_CFGx, CLKDBL, CLKIN, RESET, TRST, TCK, TMS, TDI.

<sup>3</sup>See Thermal Characteristics on Page 55 for information on thermal specifications.

# **ELECTRICAL CHARACTERISTICS**

Parameter	1	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	High Level Output Voltage <sup>2</sup>	(a) $V_{DDEXT} = min.$ , $I_{OH} = -2.0 \text{ mA}^3$	2.4		V
V <sub>OL</sub>	Low Level Output Voltage <sup>2</sup>	(a) $V_{DDEXT} = min.$ , $I_{OL} = 4.0 mA^3$		0.4	V
$I_{IH}$	High Level Input Current <sup>4,5</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = V <sub>DDEXT</sub> max		10	μA
$I_{IL}$	Low Level Input Current <sup>4</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = 0 V		10	μA
$I_{IHC}$	CLKIN High Level Input Current <sup>6</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = V <sub>DDEXT</sub> max		25	μΑ
$I_{ILC}$	CLKIN Low Level Input Current <sup>6</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = 0 V		25	μA
$I_{IKH}$	Keeper High Load Current <sup>7</sup>	@ $V_{DDEXT}$ = max, $V_{IN}$ = 2.0 V	-250	-100	μΑ
$I_{IKL}$	Keeper Low Load Current <sup>7</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = 0.8 V	50	200	μΑ
$I_{IKH-OD}$	Keeper High Overdrive Current <sup>7,8,9</sup>	$@ V_{DDEXT} = max$	-300		μΑ
I <sub>IKL-OD</sub>	Keeper Low Overdrive Current <sup>7,8,9</sup>	$@ V_{DDEXT} = max$	300		μΑ
$I_{ILPU}$	Low Level Input Current Pull-Up <sup>5</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = 0 V		250	μA
I <sub>OZH</sub>	Three-State Leakage Current <sup>10,11,12</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = V <sub>DDEXT</sub> max		10	μΑ
I <sub>OZL</sub>	Three-State Leakage Current <sup>10,13,14</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = 0 V		10	μA
I <sub>OZLPU1</sub>	Three-State Leakage Current Pull-Up1 <sup>11</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = 0 V		500	μA
I <sub>OZLPU2</sub>	Three-State Leakage Current Pull-Up2 <sup>12</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = 0 V		250	μΑ
I <sub>OZHPD1</sub>	Three-State Leakage Current Pull-Down1 <sup>13</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = V <sub>DDEXT</sub> max		250	μA
$I_{OZHPD2}$	Three-State Leakage Current Pull-Down2 <sup>14</sup>	@ V <sub>DDEXT</sub> = max, V <sub>IN</sub> = V <sub>DDEXT</sub> max		500	μA
I <sub>DD-INPEAK</sub>	Supply Current (Internal) <sup>15,16</sup>	$t_{CCLK} = 10.0 \text{ ns}, V_{DDINT} = \max$		900	mA
$I_{\rm DD-INHIGH}$	Supply Current (Internal) <sup>16,17</sup>	$t_{CCLK} = 10.0 \text{ ns}, V_{DDINT} = \max$		650	mA
$I_{\text{DD-INLOW}}$	Supply Current (Internal) <sup>16,18</sup>	$t_{CCLK} = 10.0 \text{ ns}, V_{DDINT} = \max$		500	mA
$I_{\text{DD-IDLE}}$	Supply Current (Idle) <sup>16,19</sup>	$t_{CCLK} = 10.0 \text{ ns}, V_{DDINT} = \max$		400	mA
$AI_{DD}$	Supply Current (Analog) <sup>20</sup>	$@AV_{DD} = max$		10	mA
C <sub>IN</sub>	Input Capacitance <sup>21,22</sup>	$f_{IN}$ =1 MHz, $T_{CASE}$ =25°C, $V_{IN}$ =1.8 V		4.7	pF

<sup>1</sup>Specifications subject to change without notice.

<sup>3</sup>See Output Drive Currents on Page 54 for typical drive current capabilities.

<sup>4</sup>Applies to input pins: DATA47-16, ADDR23-0, <u>MS</u>3-0, <u>SBTS</u>, <u>IRQ</u>2-0, FLAG11-0, <u>HBG</u>, <u>HBR</u>, <u>CS</u>, <u>BR</u>6-1, ID2-0, RPBA, BRST, FSx, DxA, DxB, SCLKx, <u>RAS</u>, <u>CAS</u>, <u>SDWE</u>, SDCLK0, LxDAT7-0, LxCLK, LxACK, SPICLK, MOSI, MISO, <u>SPIDS</u>, EBOOT, LBOOT, <u>BMS</u>, SDCKE, CLK\_CFGx, <u>CLKDBL</u>, TCK, <u>RESET</u>, CLKIN.

<sup>5</sup>Applies to input pins with 20 k $\Omega$  internal pull-ups:  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , ACK,  $\overline{\text{DMAR}}$ 1,  $\overline{\text{DMAR}}$ 2,  $\overline{\text{PA}}$ ,  $\overline{\text{TRST}}$ , TMS, TDI.

<sup>6</sup>Applies to CLKIN only.

<sup>8</sup>Current required to switch from kept high to low or from kept low to high.

<sup>&</sup>lt;sup>2</sup> Applies to output and bidirectional pins: DATA47-16, ADDR23-0, MS3-0, RD, WR, ACK, DQM, FLAG11-0, HBG, REDY, DMAG1, DMAG2, BR6-1, BMSTR, PA, BRST, FSx, DxA, DxB, SCLKx, RAS, CAS, SDWE, SDA10, LxDAT7-0, LxCLK, LxACK, SPICLK, MOSI, MISO, BMS, SDCLKx, SDCKE, EMU, XTAL, TDO, CLKOUT, TIMEXP, RSTOUT.

<sup>&</sup>lt;sup>7</sup>Applies to all pins with keeper latches: ADDR23-0, DATA47-0, MS3-0, BRST, CLKOUT.

<sup>9</sup>Characterized, but not tested.

<sup>10</sup>Applies to three-statable pins: DATA47-16, ADDR23-0, MS3-0, CLKOUT, FLAG11-0, REDY, HBG, BMS, BR6-1, RAS, CAS, SDWE, DQM, SDCLKx, SDCKE, SDA10, BRST.

<sup>11</sup>Applies to three-statable pins with 20 k $\Omega$  pull-ups:  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{DMAG}}$ 1,  $\overline{\text{DMAG}}$ 2,  $\overline{\text{PA}}$ .

 $^{12}$ Applies to three-statable pins with 50 k $\Omega$  internal pull-ups: DxA, DxB, SCLKx, SPICLK.,  $\overline{\text{EMU}}$ , MISO, MOSI

<sup>13</sup>Applies to three-statable pins with 50 k $\Omega$  internal pull-downs: LxDAT7-0 (below Revision 1.2), LxCLK, LxACK. Use I<sub>OZHPD2</sub> for Rev. 1.2 and higher.

<sup>14</sup>Applies to three-statable pins with 20 k $\Omega$  internal pull-downs: LxDAT7-0 (Revision 1.2 and higher).

<sup>15</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst-case processor operation and is not sustainable under normal application conditions.

Actual internal power measurements made using typical applications are less than specified. For more information, see "Power Dissipation" on Page 21.  $^{16}$ Current numbers are for V<sub>DDINT</sub> and AVDD supplies combined.

<sup>17</sup>I<sub>DDINHIGH</sub> is a composite average based on a range of high activity code. see Power Dissipation on Page 21.

<sup>18</sup>I<sub>DDINLOW</sub> is a composite average based on a range of low activity code. see Power Dissipation on Page 21.

<sup>19</sup>Idle denotes ADSP-21161N state during execution of IDLE instruction. see Power Dissipation on Page 21.

<sup>20</sup>Characterized, but not tested.

<sup>21</sup>Applies to all signal pins.

<sup>22</sup>Guaranteed, but not tested.

#### ABSOLUTE MAXIMUM RATINGS

Internal (Core) Supply Voltage <sup>1</sup> ( $V_{DDINT}$ )0.3 V to +2.2 V
Analog (PLL) Supply Voltage (AV <sub>DD</sub> $-0.3$ V to $+2.2$ V
External (I/O) Supply Voltage ( $V_{DDEXT}$ 0.3 V to +4.6 V
Input Voltage $\dots \dots \dots$
Output Voltage Swing $-0.5$ V to $V_{DDEXT}$ + 0.5 V
Load Capacitance
Storage Temperature Range $\dots -65^{\circ}C$ to $+150^{\circ}C$

<sup>1</sup>Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ESD SENSITIVITY

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-21161N features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### **Timing Specifications**

The ADSP-21161N's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the DSP uses an internal phase-locked loop (PLL). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the DSP's internal clock (the clock source for the external port logic and I/O pads).

The ADSP-21161N's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, processor core, link ports, serial ports, and external port (as required for read/write strobes in asynchronous access mode). During reset, program the ratio between the DSP's internal clock frequency and external (CLKIN) clock frequency with the CLK\_CFG1-0 and CLKDBL pins. Even though the internal clock is the clock

source for the external port, it is behaves as described on the Clock Rate Ratio chart in  $\overline{\text{CLKDBL}}$  pin description (see the  $\overline{\text{CLKDBL}}$  description in Table 2 on Page 11. To determine switching frequencies for the serial and link ports, divide down the internal clock, using the programmable divider control of each port (DIVx for the serial ports and LxCLKD for the link ports).

Note the following definitions of various clock periods that are a function of CLKIN and the appropriate ratio control.

Figure 10 allows Core-to-CLKIN ratios of 2:1, 3:1, 4:1, 6:1, and 8:1 with external oscillator or crystal. It also shows support for CLKOUT-to-CLKIN ratios of 1:1 and 2:1.

#### Table 4. CLKOUT and CCLK Clock Generation Operation

Timing Requirements	Description	Calculation
CLKIN	Input Clock	1/t <sub>CK</sub>
CLKOUT	External Port System Clock	$1/t_{TCKOP}$
PLLICLK	PLL Input Clock	$1/t_{PLLIN}$
CCLK	Core Clock	$1/t_{CCLK}$

<b>Timing Requirements</b>	Description <sup>1</sup>
t <sub>CK</sub>	CLKIN Clock Period
t <sub>CCLK</sub>	(Processor) Core Clock Period
t <sub>LCLK</sub>	Link Port Clock Period = $(t_{CCLK}) \times LR$
t <sub>SCLK</sub>	Serial Port Clock Period = $(t_{CCLK}) \times SR$
t <sub>SDK</sub>	SDRAM Clock Period = $(t_{CCLK}) \times SDCKR$
t <sub>spiclk</sub>	SPI Clock Period = $(t_{CCLK}) \times SPIR$

<sup>1</sup>where:

LR = link port-to-core clock ratio (1, 2, 3, or 1:4, determined by LxCLKD)

SR = serial port-to-core clock ratio (wide range, determined by CLKDIV)

SDCKR = SDRAM-to-Core Clock Ratio (1:1 or 1:2, determined by SDCTL register)

SPIR = SPI-to-Core Clock Ratio (wide range, determined by SPICTL register)

LCLK = Link Port Clock

SCLK = Serial Port Clock

SDK = SDRAM Clock

SPICLK = SPI Clock




Figure 10. Core Clock and System Clock Relationship to CLKIN

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times.

See Figure 39 on page 54 under Test Conditions for voltage reference levels.

Switching Characteristics specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices. During reset, the DSP will not respond to  $\overline{\text{SBTS}}$ ,  $\overline{\text{HBR}}$  and MMS accesses. Although the DSP will recognize  $\overline{\text{HBR}}$  asserted before reset, a  $\overline{\text{HBG}}$  will not be returned by the DSP until after reset is deasserted and the DSP has completed bus synchronization.

#### **Power Dissipation**

Total power dissipation has two components: one due to internal circuitry and one due to the switching of external output drivers.

Internal power dissipation depends on the instruction execution sequence and the data operands involved. Using the current specifications ( $I_{DDINPEAK}$ ,  $I_{DDINHIGH}$ ,  $I_{DDINLOW}$ ,  $I_{DDIDLE}$ ) from the Electrical Characteristics on Page 18 and the current-versus-operation information in Table 5, the programmer can estimate the ADSP-21161N's internal power supply ( $V_{DDINT}$ ) input current for a specific application, according to the following formula:

Operation	Peak Activity <sup>1</sup> (I <sub>DDINPEAK</sub> )	High Activity <sup>1</sup> (I <sub>DDINHIGH</sub> )	Low Activity <sup>1</sup> (I <sub>DDINLOW</sub> )
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core Memory Access <sup>2</sup>	2 per $t_{CK}$ cycle (DM×64 and PM×64)	1 per t <sub>CK</sub> cycle (DM×64)	None
Internal Memory DMA	1 per 2 t <sub>CCLK</sub> cycles	1 per 2 t <sub>CCLK</sub> cycles	N/A
External Memory DMA	1 per external port cycle (×32)	1 per external port cycle (×32)	N/A
Data bit pattern for core	Worst case	Random	N/A
memory access and DMA			

Table 5. Operation Types Versus Input Current

<sup>1</sup>The state of the PEYEN bit (SIMD versus SISD mode) does not influence these calculations.

<sup>2</sup>These assume a 2:1 core clock ratio. For more information on ratios and clocks ( $t_{CK}$  and  $t_{CCLK}$ ), see the timing ratio definitions on Page 20.

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- The number of output pins that switch during each cycle (O)
- The maximum frequency at which they can switch (f)
- Their load capacitance (C)
- Their voltage swing  $(V_{DD})$

and is calculated by:

 $P_{EXT} = O \times C \times V_{DD}^2 \times f$ 

The load capacitance should include the processor package capacitance  $(C_{IN})$ . The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of 1/TCK while writing to a SDRAM memory.

### Example:

Estimate P<sub>EXT</sub> with the following assumptions:

- A system with one bank of external memory (32 bit)
- Two 1M x 16 SDRAM chips are used, each with a load of 10pF (ignoring trace capacitance)
- External Data Memory writes can occur every cycle at a rate of  $1/t_{ck}$ , with 50% of the pins switching
- The bus cycle time is 50MHz
- The external SDRAM clock rate is 100MHz
- Ignoring SDRAM refresh cycles
- Addresses are incremental and on the same page

The  $P_{EXT}$  equation is calculated for each class of pins that can drive, as shown in Table 6.

Pin Type	Number of Pins	% Switching	×C	×f	$\times$ VDD <sup>2</sup>	$= \mathbf{P}_{\mathbf{EXT}}$
Address	11	20	× 24.7 pF	50 MHz	× 10.9 V	= 0.030 W
MSx	4	0	× 24.7 pF	n/a	× 10.9 V	= 0.000 W
SDWE	1	0	× 24.7 pF	n/a	× 10.9 V	= 0.000  W
Data	32	50	× 14.7 pF	50 MHz	× 10.9 V	= 0.128 W
SDCLK0	1	100	× 24.7 pF	100 MHz	× 10.9 V	= 0.027  W
$P_{EXT} = 0.185$	W					

Table 6. External Power Calculations (3.3 V Device)

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + P_{INT} + P_{LL}$$
  
Where:

 $P_{EXT}$  is from Table 6.

 $P_{INT}$  is  $I_{DDINT} \times 1.8$  V, using the calculation  $I_{DDINT}$  listed in Power Dissipation on Page 21.

 $P_{PLL}$  is  $AI_{DD} \times 1.8$  V, using the value for  $AI_{DD}$  listed in the Electrical Characteristics on Page 18.

Note that the conditions causing a worst-case  $P_{EXT}$  are different from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

#### **Power-up Sequencing**

The timing requirements for DSP startup for silicon revision 0.3, 1.0, or 1.1 are given in Table 7.

Table 7. Power-Up Sequencing Timing Requirements (DSP startup)

Name	Parameter	Min	Max	Unit
Timing Requirer	nents			
t <sub>RSTVDD</sub>	$\overline{\text{RESET}}$ low before $V_{\text{DDINT}}/V_{\text{DDEXT}}$ on	0		ns
t <sub>VDDRAMP</sub>	V <sub>DDINT</sub> /V <sub>DDEXT</sub> voltage ramp rate <sup>1</sup>	0.0009	9	V/µs
t <sub>IVDDEVDD</sub>	V <sub>DDINT</sub> on before V <sub>DDEXT</sub>	-50	200	ms
t <sub>CLKVDD</sub>	CLKIN valid after V <sub>DDINT</sub> /V <sub>DDEXT</sub> valid	0	200	ms
t <sub>VDDRST</sub>	$V_{ m DDINT}/V_{ m DDEXT}$ valid before $\overline{ m RESET}$ deasserted $^2$	0		ns
t <sub>CLKRST</sub>	CLKIN valid before RESET deasserted <sup>3</sup>	100		μs
t <sub>PLLRST</sub>	PLL control setup before RESET deasserted	20		μs

 $^{1}$ The minimum 0.9 V/ms is based on the slowest allowable ramp-up time (2 ms) for V<sub>DDINT</sub> to ramp from 0 volts to 1.8 volts and (3.6 ms) for V<sub>DDEXT</sub> to ramp from 0 volts to 3.3 volts.

<sup>2</sup>The minimum time of 0 ns assumes that  $V_{DDINT}$  and  $V_{DDEXT}$  power supplies are valid. The  $V_{DDINT}$  and  $V_{DDEXT}$  supplies must be fully ramped to their 1.8 and 3.3 volt rails before RESET can be deasserted. Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

<sup>3</sup>The 100 μs minimum assumes a stable CLKIN signal after meeting worst-case start-up timing of crystal oscillator circuits. Refer to the crystal oscillator manufacturer's data sheet for start-up time. A 25 ms maximum oscillator start-up time can be assumed if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal. 100 μs is the minimum time required for the PLL to reliably lock to a valid (stable) CLKIN frequency.




Figure 11. Power-Up Sequencing for Revisions 0.3, 1.0, and 1.1

The timing requirements for DSP startup for silicon with revision 1.2 are given in Table 8.

Name	Parameter	Min	Max	Unit
Timing Requ	virements			
t <sub>RSTVDD</sub>	$\overline{\text{RESET}}$ low before $V_{\text{DDINT}}/V_{\text{DDEXT}}$ on	0		ns
t <sub>IVDDEVDD</sub>	V <sub>DDINT</sub> on before V <sub>DDEXT</sub>	-50	200	ms
t <sub>CLKVDD</sub>	CLKIN valid after V <sub>DDINT</sub> /V <sub>DDEXT</sub> valid <sup>1,2</sup>	0	200	ms
t <sub>CLKRST</sub>	CLKIN valid before RESET deasserted <sup>3</sup>	10		μs
t <sub>PLLRST</sub>	PLL control setup before $\overline{ ext{RESET}}$ deasserted <sup>4</sup>	TBD		μs
t <sub>WRST</sub>	Subsequent RESET low pulsewidth <sup>5</sup>	$4t_{CK}$		ns
Switching Re	equirements			
t <sub>CORERST</sub>	DSP core reset deasserted after $\overline{\text{RESET}}$ deasserted	$4096t_{CK}^{4,6}$		

#### Table 8. Power-Up Sequencing Timing Requirements (DSP Startup)

<sup>1</sup>Valid V<sub>DDINT</sub>/V<sub>DDEXT</sub> assumes that the supplies are fully ramped to their 1.8 and 3.3 volt rails. Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

<sup>2</sup>CLKIN should be driven coincident with power-up to avoid an undefined state in internal gates, which may cause excess current flow.

<sup>3</sup>Assumes a stable CLKIN signal, after meeting worst-case start-up timing of crystal oscillators. Refer to the crystal oscillator manufacturer's data sheet for start-up time. Assume a 25 ms maximum oscillator start-up time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal. <sup>4</sup>Based on CLKIN cycles

<sup>5</sup>Applies after the power-up sequence is complete. Subsequent resets require a minimum of 4 CLKIN cycles for RESET to be held low in order to properly initialize and propagate default states at all I/O pins.

<sup>6</sup>The 4096 cycle count depends on t<sub>SRST</sub> specification in Table 10. If setup time is not met, 1 additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.

RSTOUT does not currently exist for ADSP-21161N revisions 0.3, 1.0, and 1.1. This new signal will be placed on one of the current no-connect pins: ball B15.




Figure 12. Power-Up Sequencing for Revision 1.2

During the power-up sequence of the DSP, differences in the ramp-up rates and activation time between the two supplies can cause current to flow in the I/O ESD protection circuitry. To prevent this damage to the ESD diode protection circuitry, Analog Devices recommends including a bootstrap Schottky diode.

The bootstrap Schottky diode is connected between the 1.8 V and 3.3 V power supplies as shown in Figure 13. It protects the ADSP-21161N from partially powering the 3.3 V supply. Including a Schottky diode will shorten the delay between the supply ramps and thus prevent damage to the ESD diode protection circuitry. With this technique, if the 1.8 V rail rises ahead of the 3.3 V rail, the Schottky diode pulls the 3.3 V rail along with the 1.8 V rail.




Figure 13. Dual Voltage Schottky Diode

### Clock Input

CLKIN must be used as the clock source for SBSRAM. An external crystal cannot be used when interfacing with SBSRAM.

Do not use CLKOUT as the clock source for the SBSRAM device. Using an external crystal in conjunction with  $\overline{\text{CLKDBL}}$  to generate a CLKOUT frequency is not supported. Negative hold times can result from the potential skew between CLKIN and CLKOUT.

#### Table 9. Clock Input

		100 MHz		
Parameter		Min	Max	Unit
Timing Req	uirements			
t <sub>CK</sub>	CLKIN Period	20	60	ns
	CLKIN Width Low	7.5	30	ns
t <sub>CKL</sub> t <sub>CKH</sub>	CLKIN Width High	7.5	30	ns
t <sub>CKRF</sub>	CLKIN Rise/Fall (0.4 V-2.0 V)		3	ns





Figure 14. Clock Input

### **Clock Signals**

The ADSP-21161N can use an external clock or a crystal. See CLKIN pin description. The programmer can configure the ADSP-21161N to use its internal clock generator by connecting the necessary components to CLKIN and XTAL. Figure 15 shows the component connections used for a crystal operating in fundamental mode.





Reset

#### Table 10. Reset

Parameter	r	Min	Max	Unit
Timing Req	nuirements			
t <sub>wrst</sub>	RESET Pulsewidth Low <sup>1</sup>	4t <sub>CK</sub>		ns
t <sub>SRST</sub>	RESET Setup Before CLKIN High <sup>2</sup>	8.5		ns

<sup>1</sup>Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100  $\mu$ s while RESET is low, assuming stable VDD and CLKIN (not including start-up time of external clock oscillator).

<sup>2</sup>Only required if multiple ADSP-21161Ns must come out of reset synchronous to CLKIN with program counters (PC) equal. Not required for multiple ADSP-21161Ns communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after reset.




Figure 16. Reset

### Interrupts

### Table 11. Interrupts

Parame	ter	Min	Max	Unit
Timing Requirements				
t <sub>SIR</sub>	IRQ2-0 Setup Before CLKIN High <sup>1</sup>	6		ns
t <sub>HIR</sub>	IRQ2-0 Hold After CLKIN High <sup>1</sup>	0		ns
$t_{\mathrm{IPW}}$	$\overline{\text{IRQ2-0}}$ Pulsewidth <sup>2</sup>	$2 + t_{CK}$		ns

<sup>1</sup>Only required for  $\overline{IRQx}$  recognition in the following cycle. <sup>2</sup>Applies only if t<sub>SIR</sub> and t<sub>HIR</sub> requirements are not met.




Figure 17. Interrupts

Timer

### Table 12. Timer

Parameter		Min	Max	Unit
Switching Ch	aracteristic			
t <sub>DTEX</sub>	CLKIN High to TIMEXP	1	7	ns




Figure 18. Timer

Flags

Table 13. Flags

Paramete	r	Min	Max	Unit
Timing Re	quirement			
t <sub>SFI</sub>	FLAG11-0IN Setup Before CLKIN High <sup>1</sup>	4		ns
t <sub>HFI</sub>	FLAG11-0IN Hold After CLKIN High <sup>1</sup>	1		ns
t <sub>DWRFI</sub>	FLAG11-0IN Delay After RD/WR Low <sup>1</sup>		12	ns
t <sub>HFIWR</sub>	FLAG11-0IN Hold After RD/WR Deasserted <sup>1</sup>	0		ns
Switching	Characteristics			
t <sub>DFO</sub>	FLAG11-00UT Delay After CLKIN High		9	ns
t <sub>HFO</sub>	FLAG11-0OUT Hold After CLKIN High	1		ns
t <sub>DFOE</sub>	CLKIN High to FLAG11-0OUT Enable	1		ns
t <sub>DFOD</sub>	CLKIN High to FLAG11-0OUT Disable		5	ns

 $^{1}$ Flag inputs meeting these setup and hold times for instruction cycle N will affect conditional instructions in instruction cycle N+2.




Figure 19. Flags

#### Memory Read – Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21161N is the bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{DMAG}}$  strobe timing parameters apply only to asynchronous access mode.

Parameter		Min	Max	Unit
Timing Requi	rements:			
t <sub>DAD</sub>	Address, Selects Delay to Data Valid <sup>1,2</sup>		$t_{CK} = 0.25 t_{CCLK} = 11 + W$	ns
t <sub>DRLD</sub>	$\overline{\text{RD}}$ Low to Data Valid <sup>1,3</sup>		$0.75t_{CK}$ -11+W	ns
HDA	Data Hold from Address, Selects <sup>4</sup>	0		ns
SDS	Data Setup to RD High	8		ns
HDRH	Data Hold from $\overline{\text{RD}}$ High <sup>3,4</sup>	1		ns
DAAK	ACK Delay from Address, Selects <sup>2,5</sup>		$t_{CK}$ -0.5 $t_{CCLK}$ -12+W	ns
- DSAK	ACK Delay from $\overline{\text{RD}}$ Low <sup>3,5</sup>		$t_{CK} - 0.75 t_{CCLK} - 11 + W$	ns
SAKC	ACK Setup to CLKIN <sup>3,5</sup>	$0.5t_{CCLK}+3$		ns
HAKC	ACK Hold After CLKIN <sup>3</sup>	1		ns
Switching Cha	aracteristics			
DRHA	Address Selects Hold After $\overline{\text{RD}}$ High <sup>3</sup>	$0.25t_{CCLK}$ -1+H		ns
DARL	Address Selects to $\overline{\text{RD}}$ Low <sup>2</sup>	0.25t <sub>CCLK</sub> -3		ns
RW	RD Pulsewidth <sup>3</sup>	$t_{CK}$ -0.5 $t_{CCLK}$ -1+W		ns
RWR	$\overline{\text{RD}}$ High to $\overline{\text{WR}}, \overline{\text{RD}}, \overline{\text{DMAGx}} \text{ Low}^3$	0.5t <sub>CCLK</sub> -1+HI		ns

#### Table 14. Memory Read - Bus Master

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $H = t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).


<sup>1</sup>Data Delay/Setup: User must meet  $t_{DAD}$ ,  $t_{DRLD}$ , or  $t_{SDS}$ .


<sup>2</sup>The falling edge of  $\overline{\text{MS}}x$ ,  $\overline{\text{BMS}}$  is referenced.

<sup>3</sup>Note that timing for ACK, DATA, RD, WR, and DMAG strobe timing parameters apply only to asynchronous access mode.

<sup>4</sup>Data Hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> in asynchronous access mode. See Example System Hold Time Calculation on Page 54 for the calculation of hold times given capacitive and dc loads.

<sup>5</sup>ACK Delay/Setup: User must meet t<sub>DAAK</sub>, t<sub>DSAK</sub>, or t<sub>SAKC</sub> for deassertion of ACK (Low); all three specifications must be met for assertion of ACK (High).





#### Memory Write – Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21161N is the bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{DMAG}}$  strobe timing parameters apply only to asynchronous access mode.

#### Table 15. Memory Write - Bus Master

Parameter		Min	Max	Unit
Timing Requi	irements:			
t <sub>DAAK</sub>	ACK Delay from Address, Selects <sup>1,2</sup>		$t_{CK}$ -0.5 $t_{CCLK}$ -12+W	ns
t <sub>DSAK</sub>	ACK Delay from $\overline{WR}$ Low <sup>1,3</sup>		$t_{CK}$ -0.75 $t_{CCLK}$ -11+W	ns
t <sub>SAKC</sub>	ACK Setup to CLKIN <sup>1,3</sup>	$0.5t_{\text{CCLK}}+3$		ns
t <sub>HAKC</sub>	ACK Hold After CLKIN <sup>1,3</sup>	1		ns
Switching Ch	aracteristics:			
t <sub>DAWH</sub>	Address, Selects to $\overline{WR}$ Deasserted <sup>2,3</sup>	$t_{CK} - 0.25 t_{CCLK} - 3 + W$		ns
t <sub>DAWL</sub>	Address, Selects to $\overline{WR}$ Low <sup>2</sup>	$0.25t_{CCLK}-3$		ns
t <sub>ww</sub>	$\overline{\mathrm{WR}}$ Pulsewidth <sup>3</sup>	$t_{CK} - 0.5 t_{CCLK} - 1 + W$		ns
t <sub>DDWH</sub>	Data Setup before $\overline{WR}$ High <sup>3</sup>	$t_{CK} - 0.25 t_{CCLK} - 12.5 + W$		ns
t <sub>DWHA</sub>	Address Hold after $\overline{WR}$ Deasserted <sup>3</sup>	$0.25t_{CCLK} - 1 + H$		ns
DWHD	Data Hold after $\overline{WR}$ Deasserted <sup>3</sup>	$0.25t_{CCLK} - 1 + H$		ns
t <sub>DATRWH</sub>	Data Disable after $\overline{\mathrm{WR}}$ Deasserted <sup>3,4</sup>	$0.25t_{CCLK}-2+H$	$0.25t_{CCLK}+2.5+H$	ns
t <sub>wwR</sub>	$\overline{WR}$ High to $\overline{WR}$ , $\overline{RD}$ , $\overline{DMAGx}$ Low <sup>3</sup>	$0.5t_{CCLK} - 1.25 + HI$		ns
DDWR	Data Disable before $\overline{WR}$ or $\overline{RD}$ Low	$0.25t_{CCLK} - 3 + I$		ns
t <sub>WDE</sub>	WR Low to Data Enabled	$-0.25t_{CCLK} - 1$		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

<sup>1</sup>ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DAAK</sub> or t<sub>SAKC</sub> for deassertion of ACK (Low); all three specifications must be met for assertion of ACK (High). <sup>2</sup>The falling edge of MSx, BMS is referenced.

 $^{3}$ Note that timing for ACK, DATA,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , and  $\overline{\text{DMAG}}$  strobe timing parameters applies only to asynchronous access mode.

<sup>4</sup>See Example System Hold Time Calculation on Page 54 for calculation of hold times given capacitive and dc loads.




Figure 21. Memory Write – Bus Master

#### Synchronous Read/Write – Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN, relative to timing or for accessing a slave ADSP-21161N (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes except where noted (see Memory Read – Bus Master on Page 29 and Synchronous Read/Write – Bus Master on Page 31). When accessing a slave ADSP-21161N, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write – Bus Slave on Page 33). The slave ADSP-21161N must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Parameter		Min	Max	Unit
Timing Requ	irements			
t <sub>ssdati</sub>	Data Setup Before CLKIN <sup>1</sup>	5.5		ns
t <sub>HSDATI</sub>	Data Hold After CLKIN <sup>1</sup>	1		ns
t <sub>SACKC</sub>	ACK Setup Before CLKIN <sup>1</sup>	$0.5t_{CCLK}+3$		ns
t <sub>HACKC</sub>	ACK Hold After CLKIN <sup>1</sup>	1		ns
Switching Cl	haracteristics			
t <sub>DADDO</sub>	Address, MSx, BMS, BRST, Delay After CLKIN		10	ns
t <sub>HADDO</sub>	Address, MSx, BMS, BRST, Hold After CLKIN	1.5		ns
t <sub>DRDO</sub>	RD High Delay After CLKIN <sup>1</sup>	$0.25t_{CCLK}-1$	0.25t <sub>CCLK</sub> +9	ns
t <sub>DWRO</sub>	WR High Delay After CLKIN <sup>1</sup>		$0.25t_{CCLK}+9$	ns
t <sub>DRWL</sub>	RD/WR Low Delay After CLKIN	$0.25t_{CCLK}-1$	0.25t <sub>CCLK</sub> +9	ns
t <sub>DDATO</sub>	Data Delay After CLKIN		12.5	ns
t <sub>HDATO</sub>	Data Hold After CLKIN	1.5		ns
t <sub>DCKOO</sub>	CLKOUT Delay After CLKIN	0	2	ns
t <sub>CKOP</sub>	CLKOUT Period <sup>2</sup>	t <sub>CK</sub> -1	t <sub>CK</sub> +1	ns
t <sub>CKWH</sub>	CLKOUT Width High <sup>2</sup>	t <sub>CK</sub> /2 - 2		ns
t <sub>CKWL</sub>	CLKOUT Width Low <sup>2</sup>	t <sub>CK</sub> /2 - 2	$t_{CK}/2 + 2$	ns

Table 16.	Synchronous	Read/Write -	<b>Bus Master</b>
-----------	-------------	--------------	-------------------

<sup>1</sup>Note that timing for ACK, DATA, RD, WR, and DMAG strobe timing parameters applies only to synchronous access mode.

<sup>2</sup>Applies only when the DSP drives a bus operation; CLKOUT held inactive or three-state otherwise. For more information, see the System Design chapter in the ADSP-21160 or ADSP-21161N SHARC DSP Technical Reference.




Figure 22. Synchronous Read/Write – Bus Master

### Synchronous Read/Write – Bus Slave

Use these specifications for ADSP-21161N bus master accesses of a slave's IOP registers in multiprocessor memory space. The bus master must meet these (bus slave) timing requirements.

Parameter		Min	Max	Unit
Timing Req	uirements:			
t <sub>SADDI</sub>	Address, BRST Setup Before CLKIN	5		ns
t <sub>HADDI</sub>	Address, BRST Hold After CLKIN	1		ns
t <sub>SRWI</sub>	RD/WR Setup Before CLKIN	5		ns
t <sub>HRWI</sub>	RD/WR Hold After CLKIN	1		ns
t <sub>ssdati</sub>	Data Setup Before CLKIN	5.5		ns
t <sub>HSDATI</sub>	Data Hold After CLKIN	1		ns
Switching (	Characteristics			
t <sub>DDATO</sub>	Data Delay After CLKIN		12.5	ns
t <sub>HDATO</sub>	Data Hold After CLKIN	1.5		ns
t <sub>DACKC</sub>	ACK Delay After CLKIN		10	ns
t <sub>HACKO</sub>	ACK Hold After CLKIN	1.5		ns

#### Table 17. Synchronous Read/Write - Bus Slave




Figure 23. Synchronous Read/Write – Bus Slave

### Multiprocessor Bus Request and Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-21161Ns ( $\overline{BRx}$ ) or a host processor ( $\overline{HBR}$ ,  $\overline{HBG}$ ).

Parameter		Min	Max	Unit
Timing Requ	irements:			
t <sub>HBGRCSV</sub>	$\overline{\text{HBG}}$ Low to $\overline{\text{RD}}/\overline{\text{WR}}/\overline{\text{CS}}$ Valid		19	ns
t <sub>SHBRI</sub>	HBR Setup Before CLKIN <sup>1</sup>	6		ns
t <sub>HHBRI</sub>	HBR Hold After CLKIN <sup>1</sup>	1		ns
t <sub>SHBGI</sub>	HBG Setup Before CLKIN	6		ns
t <sub>HHBGI</sub>	HBG Hold After CLKIN High	1		ns
t <sub>SBRI</sub>	BRx, Setup Before CLKIN	9		ns
t <sub>HBRI</sub>	BRx, Hold After CLKIN High	0.5		ns
t <sub>SPAI</sub>	PA Setup Before CLKIN	9		ns
t <sub>HPAI</sub>	PA Hold After CLKIN High	1		ns
t <sub>SRPBAI</sub>	RPBA Setup Before CLKIN	6		ns
t <sub>HRPBAI</sub>	RPBA Hold After CLKIN	2		ns
Switching Ch	naracteristics			
t <sub>DHBGO</sub>	HBG Delay After CLKIN		7	ns
t <sub>HHBGO</sub>	HBG Hold After CLKIN	1.5		ns
t <sub>DBRO</sub>	BRx Delay After CLKIN		8	ns
t <sub>HBRO</sub>	BRx Hold After CLKIN	1.0		ns
t <sub>DPASO</sub>	PA Delay After CLKIN, Slave		8	ns
t <sub>TRPAS</sub>	PA Disable After CLKIN, Slave	1.5		ns
t <sub>DPAMO</sub>	PA Delay After CLKIN, Master		$0.25t_{CCLK}+9$	ns
t <sub>PATR</sub>	PA Disable Before CLKIN, Master	0.25t <sub>CCLK</sub> -5		ns
t <sub>DRDYCS</sub>	REDY (O/D) or (A/D) Low from $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ Low <sup>2</sup>		$0.5t_{CK}$	ns
t <sub>TRDYHG</sub>	REDY (O/D) Disable or REDY (A/D) High from $\overline{\text{HBG}}^2$	34		ns
t <sub>ARDYTR</sub>	REDY (A/D) Disable from $\overline{CS}$ or $\overline{HBR}$ High <sup>2</sup>		11	ns

Table 18. Multiprocessor Bus Request and Host Bus Request	ble 18. Multiprocessor Bus Request and	Host Bus Request
---	--	------------------

<sup>1</sup>Only required for recognition in the current cycle.

 $^{2}(O/D)$  = open drain, (A/D) = active drive.

### Asynchronous Read/Write – Host to ADSP-21161N

Use these specifications for asynchronous host processor accesses of an ADSP-21161N, after the host has asserted  $\overline{CS}$  and  $\overline{HBR}$  (low). After  $\overline{HBG}$  is returned by the ADSP-21161N, the host can drive the  $\overline{RD}$  and  $\overline{WR}$  pins to access the ADSP-21161N's IOP registers. HBR and  $\overline{HBG}$  are assumed low for this timing.

Note: Host internal memory access is not supported.





Figure 24. Multiprocessor Bus Request and Host Bus Request

### Table 19. Read Cycle


Parameter		Min	Max	Unit
Timing Requi	irements			
t <sub>SADRDL</sub>	Address Setup $\overline{\text{CS}}$ Low Before $\overline{\text{RD}}$ Low	0		ns
t <sub>HADRDH</sub>	Address Hold $\overline{\text{CS}}$ Hold Low After $\overline{\text{RD}}$	2		ns
t <sub>WRWH</sub>	RD/WR High Width	3.5		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (O/D) Disable	0		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (A/D) Disable	0		ns
Switching Ch	paracteristics			
t <sub>SDATRDY</sub>	Data Valid Before REDY Disable from Low	2		ns
t <sub>DRDYRDL</sub>	REDY (O/D) or (A/D) Low Delay After $\overline{RD}$ Low		10	ns
t <sub>RDYPRD</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Read	t <sub>CK</sub> - 3		ns
t <sub>HDARWH</sub>	Data Disable After $\overline{RD}$ High	2	6	ns


### Table 20. Write Cycle

Parameter		Min	Max	Unit
Timing Req	uirements			
t <sub>SCSWRL</sub>	CS Low Setup Before WR Low	0		ns
t <sub>HCSWRH</sub>	$\overline{\text{CS}}$ Low Hold After $\overline{\text{WR}}$ High	0		ns
t <sub>sadwrh</sub>	Address Setup Before WR High	6		ns
t <sub>HADWRH</sub>	Address Hold After WR High	2		ns
t <sub>wwrl</sub>	WR Low Width	t <sub>CCLK</sub> +1		ns
t <sub>wrwn</sub>	RD/WR High Width	3.5		ns
t <sub>DWRHRDY</sub>	WR High Delay After REDY (O/D) or (A/D) Disable	0		ns
t <sub>sdatwh</sub>	Data Setup Before WR High	5		ns
t <sub>HDATWH</sub>	Data Hold After WR High	4		ns
Switching C	Characteristics			
t <sub>DRDYWRL</sub>	REDY (O/D) or (A/D) Low Delay After $\overline{WR}/\overline{CS}$ Low		11	ns
t <sub>RDYPWR</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Write	12		ns



WRITE CYCLE





## Three-State Timing – Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the <u>SBTS</u> pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the <u>SBTS</u> pin.

Parameter		Min	Max	Unit
Timing Requ	urements			
t <sub>STSCK</sub>	<b>SBTS</b> Setup Before CLKIN	6		ns
t <sub>HTSCK</sub>	SBTS Hold After CLKIN	2		ns
Switching C	haracteristics			
t <sub>MIENA</sub>	Address/Select Enable After CLKIN	1.5	9	ns
t <sub>MIENS</sub>	Strobes Enable After CLKIN <sup>1</sup>	-1.5	9	ns
t <sub>MIENHG</sub>	HBG Enable After CLKIN	1.5	9	ns
t <sub>MITRA</sub>	Address/Select Disable After CLKIN	-0.25t <sub>CCLK</sub> -6	$-0.25t_{CCLK}$	ns
t <sub>MITRS</sub>	Strobes Disable After CLKIN	$0.25t_{CCLK}-4.5$	$0.25t_{CCLK}$	ns
t <sub>MITRHG</sub>	HBG Disable After CLKIN	-3.5	2	ns
t <sub>DATEN</sub>	Data Enable After CLKIN <sup>2</sup>	1.5	10	ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>2</sup>	1.5	6	ns
t <sub>ACKEN</sub>	ACK Enable After CLKIN <sup>2</sup>	1.5	9	ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN	0.5	5	ns
t <sub>CDCEN</sub>	CLKOUT Enable After CLKIN	15	20	ns
t <sub>CDCTR</sub>	CLKOUT Disable After CLKIN	t <sub>CK</sub> -5	t <sub>CK</sub>	ns
t <sub>ATRHBG</sub>	Address/Select Disable Before HBG Low <sup>3</sup>	1.5t <sub>CK</sub> -4	$1.5t_{CK}+2$	ns
t <sub>STRHBG</sub>	RD/WR/DMAGx Disable Before HBG Low3	$t_{CK}$ + 0.25 $t_{CCLK}$ -4	$t_{CK} + 0.25 t_{CCLK} + 2$	ns
t <sub>BTRHBG</sub>	BMS Disable Before HBG Low3	$0.5t_{CK}-4$	$0.5t_{CK}+2$	ns
t <sub>MENHBG</sub>	Memory Interface Enable After $\overline{\text{HBG}}$ High <sup>3</sup>	t <sub>CK</sub> -5	t <sub>CK</sub> +5	ns

## Table 21. Three-State Timing – Bus Slave, HBR, SBTS

<sup>1</sup>Strobes =  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{DMAGx}$ .

<sup>2</sup>In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.

<sup>3</sup>Memory Interface = Address,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MSx}$ ,  $\overline{DMAGx}$ ,  $\overline{BMS}$  (in EPROM boot mode).




Figure 26. Three-State Timing

### DMA Handshake

These specifications describe the three DMA handshake modes. In all three modes  $\overline{\text{DMAR}}$  is used to initiate transfers. For handshake mode,  $\overline{\text{DMAG}}$  controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR23-0,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{MS}}$ 3-0, ACK, and  $\overline{\text{DMAG}}$  signals. For Paced Master mode, the data transfer is controlled by ADDR23-0,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{MS}}$ 3-0, and ACK (not  $\overline{\text{DMAG}}$ ). For Paced Master mode, the Memory Read-Bus Master, Memory Write-Bus Master, and Synchronous Read/Write-Bus Master timing specifications for ADDR23-0,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{MS}}$ 3-0, DATA47-16, and ACK also apply.

### Table 22. DMA Handshake

Parameter		Min	Max	Unit
Timing Requ	uirements:			
t <sub>SDRC</sub>	DMARx Setup Before CLKIN <sup>1</sup>	3.5		ns
t <sub>WDR</sub>	DMARx Width Low (Nonsynchronous) <sup>2</sup>	$t_{CCLK}$ +4.5		ns
t <sub>SDATDGL</sub>	Data Setup After DMAGx Low <sup>3</sup>		$t_{CK} - 0.5 t_{CCLK} - 7$	ns
t <sub>HDATIDG</sub>	Data Hold After DMAGx High	2		ns
t <sub>DATDRH</sub>	Data Valid After DMARx High <sup>3</sup>		t <sub>CK</sub> +3	ns
t <sub>DMARLL</sub>	DMARx Low Edge to Low Edge <sup>4</sup>	t <sub>CK</sub>		ns
t <sub>DMARH</sub>	$\overline{\mathrm{DMARx}}$ Width High <sup>2</sup>	$t_{CCLK}$ +4.5		ns
Switching C	haracteristics:			
t <sub>DDGL</sub>	DMAGx Low Delay After CLKIN	$0.25t_{CCLK} + 1$	$0.25t_{CCLK} + 9$	ns
t <sub>WDGH</sub>	DMAGx High Width	$0.5t_{\rm CCLK} - 1 + HI$		ns
t <sub>WDGL</sub>	DMAGx Low Width	$t_{CK} = 0.5 t_{CCLK} = 1$		ns
t <sub>HDGC</sub>	DMAGx High Delay After CLKIN	$t_{CK} - 0.25 t_{CCLK} + 1.0$	$t_{CK} - 0.25 t_{CCLK} + 9$	ns
t <sub>VDATDGH</sub>	Data Valid Before DMAGx High <sup>5</sup>	$t_{CK} - 0.25 t_{CCLK} - 8$	$t_{CK} - 0.25 t_{CCLK} + 5$	ns
t <sub>DATRDGH</sub>	Data Disable After DMAGx High <sup>6</sup>	$0.25t_{CCLK}-3$	$0.25t_{CCLK} + 3.0$	ns
t <sub>DGWRL</sub>	WRx Low Before DMAGx Low	-1.5	2	ns
t <sub>DGWRH</sub>	DMAGx Low Before WRx High	$t_{CK} - 0.5 t_{CCLK} - 2 + W$		ns
t <sub>DGWRR</sub>	WRx High Before DMAGx High <sup>7</sup>	-1.5	2	ns
t <sub>DGRDL</sub>	RDx Low Before DMAGx Low	-1.5	2	ns
t <sub>DRDGH</sub>	RDx Low Before DMAGx High	$t_{CK} - 0.5 t_{CCLK} - 2 + W$		ns
t <sub>DGRDR</sub>	RDx High Before DMAGx High <sup>7</sup>	-1.5	2	ns
t <sub>DGWR</sub>	DMAGx High to WRx, RDx, DMAGx Low	$0.5t_{CCLK} - 2 + HI$		ns
t <sub>DADGH</sub>	Address/Select Valid to DMAGx High	15		ns
t <sub>DDGHA</sub>	Address/Select Hold after DMAGx High	1		ns
W = (numb	per of wait states specified in WAIT register) $\times$ t <sub>CK</sub> .			

 $HI = t_{CK}$  (if data bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

<sup>1</sup>Only required for recognition in the current cycle.

<sup>2</sup>Maximum throughput using  $\overline{DMARx/DMAGx}$  handshaking equals  $t_{WDR} + t_{DMARH} = (t_{CCLK} + 4.5) + (t_{CCLK} + 4.5) = 29 \text{ ns} (34.5 \text{ MHz})$ . This throughput limit applies to non-synchronous access mode only.

 $^{3}t_{\text{SDATDGL}}$  is the data setup requirement if  $\overline{\text{DMARx}}$  is not being used to hold off completion of a write. Otherwise, if  $\overline{\text{DMARx}}$  low holds off completion of the write, the data can be driven  $t_{\text{DATDRH}}$  after  $\overline{\text{DMARx}}$  is brought high.


<sup>4</sup>Use  $t_{\text{DMARLL}}$  if  $\overline{\text{DMARx}}$  transitions synchronous with CLKIN. Otherwise, use  $t_{\text{WDR}}$  and  $t_{\text{DMARH}}$ .

 $^{5}$ t<sub>VDATDGH</sub> is valid if  $\overline{\text{DMARx}}$  is not being used to hold off completion of a read. If  $\overline{\text{DMARx}}$  is used to prolong the read, then

 $t_{VDATDGH} = t_{CK} - .25t_{CCLK} - 8 + (n \times t_{CK})$  where n equals the number of extra cycles that the access is prolonged.

<sup>6</sup>See Example System Hold Time Calculation on Page 54 for calculation of hold times given capacitive and dc loads.

<sup>7</sup>This parameter applies for synchronous access mode only.



 $^1$  MEMORY READ BUS MASTER, MEMORY WRITE BUS MASTER, OR SYNCHRONOUS READ/WRITE BUS MASTER TIMING SPECIFICATIONS FOR ADDR\_{23-0}, RD, WR, MS\_{3-0}, AND ACK ALSO APPLY HERE.

Figure 27. DMA Handshake Timing

### SDRAM Interface - Bus Master

Use these specifications for ADSP-21161N bus master accesses of SDRAM:

## Table 23. SDRAM Interface - Bus Master

Parameter		Min	Max	Unit
Timing Requ	virements:			
t <sub>SDSDK</sub>	Data Setup before SDCLK	2.0		ns
t <sub>HDSDK</sub>	Data Hold after SDCLK	1.5		ns
Switching Cl	haracteristics:			
t <sub>DSDK1</sub>	First SDCLK Rise Delay after CLKIN <sup>1,2</sup>	$0.75t_{CCLK} + 1.5$	$0.75t_{CCLK} + 8.0$	ns
t <sub>SDK</sub>	SDCLK Period	t <sub>CCLK</sub>	2 x t <sub>CCLK</sub>	ns
t <sub>SDKH</sub>	SDCLK Width High <sup>3</sup>	4		ns
t <sub>SDKL</sub>	SDCLK Width Low	4		ns
t <sub>DCADSKD</sub>	Command, Address, Data, Delay after SDCLK <sup>4</sup>		$0.25t_{CCLK} + 2.5$	ns
t <sub>hcadsdk</sub>	Command, Address, Data, Hold after SDCLK <sup>4</sup>	1.3		ns
t <sub>sdtrsdk</sub>	Data Three-State after SDCLK <sup>5</sup>		$0.5t_{CCLK} + 2.0$	ns
t <sub>SDENSDK</sub>	Data Enable After SDCLK	0.75t <sub>CCLK</sub>		ns
t <sub>SDCTR</sub>	Command Three-State After CLKIN	$0.5t_{CCLK} + 1.0$	$0.5t_{CCLK} + 6.0$	ns
t <sub>sdcen</sub>	Command Enable After CLKIN	2	5	ns
t <sub>sdsdktr</sub>	SDCLK Three-State after CLKIN	0	3	ns
t <sub>sdsdken</sub>	SDCLK Enable after CLKIN	1	4	ns
t <sub>SDATR</sub>	Address Three-State after CLKIN	-0.25 t <sub>CCLK</sub> - 5	$-0.25t_{CCLK}$	ns
t <sub>SDAEN</sub>	Address Enable after CLKIN	-0.4	7.2	ns

<sup>1</sup>For the second, third, and fourth rising edges of SDCLK delay from CLKIN, add appropriate number of SDCLK period to the t<sub>DSDK1</sub> and t<sub>SSDKC1</sub> values, depending upon the SDCKR value and the core clock to CLKIN ratio.

<sup>2</sup>Subtract  $t_{CCLK}$  from result if value is greater than or equal to  $t_{CCLK}$ . <sup>3</sup>SDCKR = 1 for SDCLK equal to core clock frequency and SDCKR = 2 for SDCLK equal to half core clock frequency.

<sup>4</sup>Command = SDCKE,  $\overline{MSx}$ , DQM,  $\overline{RAS}$ ,  $\overline{CAS}$ , SDA10, and  $\overline{SDWE}$ 

<sup>5</sup>SDRAM Controller adds one SDRAM CLK three-stated cycle delay on a read, followed by a write.

### SDRAM Interface - Bus Slave

These timing requirements allow a bus slave to sample the bus master's SDRAM command and detect when a refresh occurs:


#### Table 24. SDRAM Interface - Bus Slave

Parameter		Min	Max	Unit
Timing Requ	uirements:			
t <sub>SSDKC1</sub>	First SDCLK Rise after CLKOUT <sup>1,2,3</sup>	SDCKR x $t_{CCLK}$ -0.5 $t_{CCLK}$ - 0.5	SDCKR x $t_{CCLK}$ -0.25 $t_{CCLK}$ + 2.0	ns
t <sub>SCSDK</sub>	Command Setup before SDCLK <sup>4</sup>	2		ns
t <sub>HCSDK</sub>	Command Hold after SDCLK <sup>4</sup>	1		ns

<sup>1</sup>For the second, third, and fourth rising edges of SDCLK delay from CLKOUT, add appropriate number of SDCLK period to the t<sub>DSDK1</sub> and t<sub>SSDK21</sub> values, depending upon the SDCKR value and the Core clock to CLKOUT ratio.

<sup>2</sup>SDCKR = 1 for SDCLK equal to core clock frequency and SDCKR = 2 for SDCLK equal to half core clock frequency.

<sup>3</sup>Subtract  $t_{CCLK}$  from result if value is greater than or equal to  $t_{CCLK}$ . <sup>4</sup>Command = SDCKE,  $\overline{MSx}$ , DQM,  $\overline{RAS}$ ,  $\overline{CAS}$ , SDA10, and  $\overline{SDWE}$ .



NOTES 1. COMMAND = SDCKE, MSX, RAS, CAS, SDWE, DQM AND SDA10. 2. SDRAM CONTROLLER ADDS ONE SDRAM CLOCK THREE-STATED CYCLE DELAY ON A READ FOLLOWED BY A WRITE.

Figure 28. SDRAM Interface

## Link Ports

Calculation of link receiver data setup and hold relative to link clock is required to determine the maximum allowable skew that can be introduced in the transmission path between LDATA and LCLK. Setup skew is the maximum delay that can be introduced in LDATA relative to LCLK, (setup skew =  $t_{LCLKTWH}^{min} - t_{DLDCH} - t_{SLDCL}$ ). Hold skew is the maximum delay that can be introduced in LCLK relative to LDATA, (hold skew =  $t_{LCLKTWH}^{min} - t_{HLDCH} - t_{SLDCL}$ ). Calculations made directly from speed specifications will result in unrealistically small skew times because they include multiple tester guardbands. The setup and hold skew times shown below are calculated to include only one tester guardband.

ADSP-21161N Setup Skew = 1.5 ns max

ADSP-21161N Hold Skew = 1.5 ns max

Note that there is a two-cycle effect latency between the link port enable instruction and the DSP enabling the link port.

### Table 25. Link Ports Receive

Parameter		Min	Max	Unit
Timing Requ	virements			
t <sub>SLDCL</sub>	Data Setup Before LCLK Low	1		ns
t <sub>HLDCL</sub>	Data Hold After LCLK Low	3.5		ns
t <sub>LCLKIW</sub>	LCLK Period	t <sub>LCLK</sub>		ns
t <sub>LCLKRWL</sub>	LCLK Width Low	4.0		ns
t <sub>LCLKRWH</sub>	LCLK Width High	4.0		ns
Switching C	haracteristics			
t <sub>DLALC</sub>	LACK Low Delay After LCLK High <sup>1</sup>	8	12	ns

<sup>1</sup>LACK goes low with t<sub>DLALC</sub> relative to rise of LCLK after first nibble, but does not go low if the receiver's link buffer is not about to fill.




Figure 29. Link Ports-Receive

## Table 26. Link Ports Transmit

Parameter		Min	Max	Unit
Timing Requ	uirements			
t <sub>SLACH</sub>	LACK Setup Before LCLK High	8		ns
t <sub>HLACH</sub>	LACK Hold After LCLK High	-2		ns
Switching C	haracteristics			
t <sub>DLDCH</sub>	Data Delay After LCLK High		3	ns
t <sub>HLDCH</sub>	Data Hold After LCLK High	0		ns
t <sub>LCLKTWL</sub>	LCLK Width Low	.5t <sub>LCLK</sub> -1.0	$.5t_{LCLK}+1.0$	ns
t <sub>LCLKTWH</sub>	LCLK Width High	.5t <sub>LCLK</sub> -1.0	$.5t_{LCLK}+1.0$	ns
t <sub>DLACLK</sub>	LCLK Low Delay After LACK High	$.5t_{LCLK}+3$	$3t_{LCLK}+11$	ns




Figure 30. Link Ports—Transmit

### Serial Ports

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

Parameter		Min	Max	Unit
Timing Requirements				
t <sub>SFSE</sub>	Transmit/Receive FS Setup Before Transmit/Receive SCLK <sup>1</sup>	3.5		ns
t <sub>HFSE</sub>	Transmit/Receive FS Hold After Transmit/Receive SCLK <sup>1, 2</sup>	4		ns
t <sub>SDRE</sub>	Receive Data Setup Before Receive SCLK <sup>1, 3</sup>	1.5		ns
t <sub>HDRE</sub>	Receive Data Hold After SCLK <sup>1, 4</sup>	4		ns
t <sub>SCLKW</sub>	SCLKx Width	7		ns
t <sub>SCLK</sub>	SCLKx Period	$2t_{\text{CCLK}}$		ns

### Table 27. Serial Ports - External Clock

<sup>1</sup>Referenced to sample edge.

<sup>2</sup>FSx hold after Receive SCLK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. Transmit FS hold after Transmit SCLK for late external Transmit FS is 0 ns minimum from drive edge.

<sup>3</sup>SCLK/FS Configured as a receive clock/frame sync with the DDIR bit = 0 in SPCTLx register.

<sup>4</sup>SCLK/FS Configured as a transmit clock/frame sync with the DDIR bit = 1 in SPCTLx register.

### Table 28. Serial Ports - Internal Clock

Parameter		Min Max	Unit
Timing Requ	uirements		
t <sub>SFSI</sub>	FS Setup Time Before SCLK <sup>1, 2</sup>	8	ns
t <sub>HFSI</sub>	FS Hold After SCLK <sup>1,2,3</sup>	$0.5t_{CCLK}+1$	ns
t <sub>SDRI</sub>	Receive Data Setup Before SCLK <sup>1</sup>	4	ns
t <sub>HDRI</sub>	Receive Data Hold After SCLK <sup>1</sup>	3	ns

<sup>1</sup>Referenced to sample edge.

 $^{2}$ SCLK/FS configured as a receive clock/frame sync with the DDIR bit = 0 in SPCTLx register.

<sup>3</sup>FSx hold after Receive SCLK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. Transmit FS hold after Transmit SCLK for late external Transmit FS is 0 ns minimum from drive edge.

#### Table 29. Serial Ports - External or Internal Clock

Parameter	ç	Min	Max	Unit
Switching (	Characteristics			
t <sub>DFSE</sub>	FS Delay After SCLK <sup>1</sup>		13	ns
	(Internally Generated FS) <sup>2</sup>			
t <sub>HOFSE</sub>	FS Hold After SCLK (Internally Generated FS) <sup>1</sup>	3		ns

<sup>1</sup>SCLK/FS Configured as a receive clock/frame sync with the DDIR bit = 0 in SPCTLx register. <sup>2</sup>Referenced to drive edge.

### Table 30. Serial Ports - External Clock

Parameter	r	Min	Max	Unit
Switching (	Characteristics			
t <sub>DFSE</sub>	FS Delay After SCLK (Internally Generated FS) <sup>1,2</sup>		13	ns
t <sub>HOFSE</sub>	FS Hold After SCLK (Internally Generated FS) <sup>1,2</sup>	3		ns
t <sub>DDTE</sub>	Data Delay After SLCK <sup>1,2</sup>		16	ns
t <sub>HDTE</sub>	Data Hold After SCLK <sup>1,2</sup>	0		ns

<sup>1</sup>Referenced to drive edge.

 $^{2}$ SCLK/FS Configured as a transmit clock/frame sync with the DDIR bit = 1 in SPCTLx register.

Parameter		Min	Max	Unit
Switching Cl	haracteristics			
t <sub>DFSI</sub>	FS Delay After SCLK (Internally Generated FS) <sup>1, 2</sup>		4.5	ns
t <sub>HOFSI</sub>	FS Hold After SCLK (Internally Generated FS) <sup>1,2</sup>	-1.5		ns
t <sub>DDTI</sub>	Data Delay After SCLK <sup>1,2</sup>		7.5	ns
t <sub>HDTI</sub>	Data Hold After SCLK <sup>1,2</sup>	0		ns
t <sub>SCLKIW</sub>	SCLK Width <sup>2</sup>	$.5t_{SCLK}$ -2.5	$.5t_{SCLK}+2$	ns

 $^1 \rm Referenced$  to drive edge.  $^2 \rm SCLK/FS$  Configured as a transmit clock/frame sync with the DDIR bit = 1 in SPCTLx register.

## Table 32. Serial Ports - Enable and Three-State

Parameter			Max	Unit
Switching (	Characteristics			
t <sub>DDTEN</sub>	Data Enable from External Transmit SCLK <sup>1,2</sup>	4		ns
t <sub>DDTTE</sub>	Data Disable from External Transmit SCLK <sup>1</sup>		10	ns
t <sub>DDTIN</sub>	Data Enable from Internal Transmit SCLK <sup>1</sup>	0		ns
t <sub>DDTTI</sub>	Data Disable from Internal Transmit SCLK <sup>1</sup>		3	ns


<sup>1</sup>Referenced to drive edge.

 $^{2}$ SCLK/FS Configured as a transmit clock/frame sync with the DDIR bit = 1 in SPCTLx register.


### Table 33. Serial Ports - External Late Frame Sync

Parameter		Min	Max	Unit
Switching C	haracteristics			
t <sub>DDTLFSE</sub>	Data Delay from Late External Transmit FS or External		13	ns
	Receive FS with MCE = 1, MFD = $0^1$			
t <sub>DDTENFS</sub>	Data Enable from Late FS or MCE = 1, MFD = 01	0.5		ns

 $^{1}MCE$  = 1, Transmit FS enable and Transmit FS valid follow t<sub>DDTLFSE</sub> and t<sub>DDTENFS</sub>.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF SCLK (EXTERNAL), SCLK (INTERNAL) CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF SCLK (EXTERNAL), SCLK (INTERNAL) CAN BE USED AS THE ACTIVE SAMPLING EDGE.





Figure 31. Serial Ports



EXTERNAL RECEIVE FS WITH MCE = 1, MFD = 0



t<sub>HDTE/I</sub>→

1ST BIT

-

2ND BIT

tDDTLFSE

D<sub>X</sub>A/D<sub>X</sub>B

## SPI Interface Specifications

Name	Parameter	Min	Max	Unit
Timing Requir	ements			
t <sub>SSPIDM</sub>	Data input valid to SPICLK edge (data input set-up time)	0.5t <sub>CCLK</sub> +10		ns
t <sub>HSPIDM</sub>	SPICLK last sampling edge to data input not valid	$0.5t_{CCLK}+1$		ns
t <sub>SPITDM</sub>	Sequential transfer delay	2t <sub>CCLK</sub>		ns
Switching Cha	racteristics			
t <sub>spiclkm</sub>	Serial clock cycle	8 t <sub>CCLK</sub>		ns
t <sub>spichm</sub>	Serial clock high period	$4t_{CCLK}$ -4		ns
t <sub>SPICLM</sub>	Serial clock low period	$4t_{CCLK}$ -4		ns
t <sub>DDSPIDM</sub>	SPICLK edge to data out valid (data out delay time)		3	
t <sub>HDSPIDM</sub>	SPICLK edge to data out not valid (data out hold time)	0		
t <sub>SDSCIM_0</sub>	FLAG3-0 (SPI device select) low to first SPICLK edge for CPHASE = 0	5t <sub>CCLK</sub>		ns
t <sub>SDSCIM_1</sub>	FLAG3-0 (SPI device select) low to first SPICLK edge for CPHASE = 1	3t <sub>CCLK</sub>		ns
t <sub>HDSM</sub>	Last SPICLK edge to FLAG3-0 high	t <sub>CCLK</sub> -3		ns

## Table 35. SPI Interface Protocol - Slave Switching and Timing Specifications

Name	Parameter	Min	Max	Unit
Timing Re	quirements			
t <sub>SPICLKS</sub>	Serial clock cycle	8t <sub>CCLK</sub>		ns
t <sub>SPICHS</sub>	Serial clock high period	4t <sub>CCLK</sub> -4		ns
t <sub>SPICLS</sub>	Serial clock low period	4t <sub>CCLK</sub> -4		ns
t <sub>SDSCO</sub>	SPIDS assertion to first SPICLK edge			ns
	CPHASE = 0	$3.5t_{CCLK}+8$		
	CPHASE = 1	$1.5t_{CCLK}+8$		
t <sub>HDS</sub>	Last SPICLK edge to SPIDS not asserted			
	CPHASE = 0	0		
t <sub>SSPIDS</sub>	Data input valid to SPICLK edge (data input set-up time)	0		ns
t <sub>HSPIDS</sub>	SPICLK last sampling edge to data input not valid	t <sub>CCLK</sub> +1		ns
t <sub>SDPPW</sub>	SPIDS deassertion pulsewidth (CPHASE=0)	t <sub>CCLK</sub>		ns
Switching	Characteristics			
t <sub>DSOE</sub>	SPIDS assertion to data out active	2	0.5t <sub>CCLK</sub> +5.5	ns
t <sub>DSDHI</sub>	Ī deassertion to data high impedance	2	$0.5t_{CCLK} + 5.5$	ns
t <sub>DDSPIDS</sub>	SPICLK edge to data out valid (data out delay time)		0.75t <sub>CCLK</sub> +3	ns
t <sub>HDSPIDS</sub> <sup>1</sup>	SPICLK edge to data out not valid (data out hold time)	$0.25t_{CCLK}+3$		ns
t <sub>HDLSBS</sub> <sup>1</sup>	SPICLK edge to last bit out not valid	$0.5t_{SPICLK} + 4.5t_{CCLK}$		ns
	(data out hold time) for LSB			
t <sub>DSOV</sub> <sup>2</sup>	SPIDS assertion to data out valid (CPHASE=0)		$1.5t_{\text{CCLK}}+7$	ns

<sup>1</sup>When CPHASE = 0 and baud rate is greater than 1,  $t_{HDLSBS}$  affects the length of the last bit transmitted. <sup>2</sup>Applies to the first deassertion of <u>SPIDS</u> only.




Figure 33. SPI Master Timing




Figure 34. SPI Slave Timing

### JTAG Test Access Port and Emulation

Table 36.	JTAG	<b>Test Access</b>	Port and	Emulation
-----------	------	--------------------	----------	-----------

Paramete	r	Min	Max	Unit
Timing Re	quirements			
t <sub>TCK</sub>	TCK Period	t <sub>CK</sub>		ns
t <sub>STAP</sub>	TDI, TMS Setup Before TCK High	5		ns
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High	6		ns
t <sub>SSYS</sub>	System Inputs Setup Before TCK Low <sup>1</sup>	2		ns
t <sub>HSYS</sub>	System Inputs Hold After TCK Low <sup>1</sup>	15		ns
t <sub>TRSTW</sub>	TRST Pulsewidth	$4t_{CK}$		ns
Switching	Characteristics			
t <sub>DTDO</sub>	TDO Delay from TCK Low		13	ns
t <sub>DSYS</sub>	System Outputs Delay After TCK Low <sup>2</sup>		30	ns

<sup>1</sup>System Inputs = DATA47-16, ADDR23-0, RD, WR, ACK, RPBA, SPIDS, EBOOT, LBOOT, DMAR2-1, CLK\_CFG1-0, CLKDBL, CS, HBR, SBTS, ID2-0, IRQ2-0, RESET, BMS, MISO, MOSI, SPICLK, DxA, DxB, SCLKx, FSx, LxDAT7-0, LxCLK, LxACK, SDWE, HBG, RAS, CAS, SDCLK0, SDCKE, BRST, BR6-1, PA, MS3-0, FLAG11-0.

<sup>2</sup>System Outputs = BMS, MISO, MOSI, SPICLK, DxA, DxB, SCLKx, FSx, LxDAT7-0, LxCLK, LxACK, DATA47-16, SDWE, ACK, HBG, RAS, CAS, SDCLK1-0, SDCKE, BRST, RD, WR, BR6-1, PA, MS3-0, ADDR23-0, FLAG11-0, DMAG2-1, DQM, REDY, CLKOUT, SDA10, TIMEXP, EMU, BMSTR, RSTOUT.




Figure 35. IEEE 11499.1 JTAG Test Access Port

### **Output Drive Currents**

Figure 36 shows typical I-V characteristics for the output drivers of the ADSP-21161N. The curves represent the current drive capability of the output drivers as a function of output voltage.




Figure 36. Typical Drive Currents

### **Test Conditions**

### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to the point when they start driving. The output enable time  $t_{ENA}$  is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 37). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{(C_L \Delta V)}{I_L}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$ and  $t_{DECAY}$  as shown in Figure 37. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.

### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-21161N's output voltage




Figure 37. Output Enable/Disable

and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{DECAY}$  plus the minimum disable time (i.e.,  $t_{DATRWH}$  for the write cycle).




Figure 38. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 39. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)




Figure 40. Typical Output Delay or Hold vs. Load Capacitance (at Max Case Temperature)




Figure 41. Typical Output Rise/Fall Time (20% – 80%,  $V_{DDEXT} = Max$ )




Figure 42. Typical Output Rise/Fall Time (20% – 80%,  $V_{DDEXT} = Min$ )

### Capacitive Loading

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see Figure 38 on Page 54). Figure 40 shows graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see Output Disable Time on Page 54.) The graphs of Figure 40, Figure 41, and Figure 42 may not be linear outside the ranges shown for Typical Output Delay vs. Load Capacitance and Typical Output Rise Time (20% - 80%, V = Min) vs. Load Capacitance.

### **Environmental Conditions**

#### **Thermal Characteristics**

The ADSP-21161N is packaged in a 225-lead Mini Ball Grid Array (MBGA). The ADSP-21161N is specified for a case temperature (TCASE). To ensure that the TCASE data sheet specification is not exceeded, a heatsink and/or an air flow source may be used. Use the center block of ground pins (MBGA balls: F6-10, G6-10, H6-10, J6-10, K6-10) to provide thermal pathways to the printed circuit board's ground plane. A heatsink should be attached to the ground plane (as close as possible to the thermal pathways) with a thermal adhesive.

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

where:

- $T_{\text{CASE}}$  = Case temperature (measured on top surface of package)
- *PD* = Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).
- $\theta_{CA}$  = Value from Table 37.
- $\theta_{IB} = 8.0^{\circ} \text{ C/W}$

### Table 37. Airflow Over Package Versus $\theta_{CA}$

 $\begin{array}{c|c} Airflow (Linear Ft./Min.) & 0 & 200 & 400 \\ \theta_{CA} (^{\circ}C/W)^1 & 17.9 & 15.2 & 13.7 \end{array}$ 

 $^{1}\theta_{\text{JC}}$  = 6.8°C/W.

## 225-BALL METRIC MBGA PIN CONFIGURATIONS

Table 38.	225-Lead	Metric	MBGA	Pin	Assignments
-----------	----------	--------	------	-----	-------------

Pin Name	PBGA Pin Number	Pin Name	PBGA Pin Number	Pin Name	PBGA Pin Number	Pin Name	PBGA Pin Number
NC	A01	CLK_CFG0	N13	SDCLK0	P10	BR3	R07
BMSTR	A02	AVDD	N14	REDY	P11	RD	R08
BMS	A03	DMAR1	N15	CLKIN	P12	CLKOUT	R09
SPIDS	A04	TRST	B01	DQM	P13	HBR	R10
EBOOT	A05	TDI	B02	AGND	P14	HBG	R11
LBOOT	A06	RPBA	B03	DMAR2	P15	CLKDBL	R12
SCLK2	A07	MOSI	B04	TMS	C01	XTAL	R13
D3B	A08	FS0	B05	EMU	C02	SDWE	R14
L0DAT[4]	A09	SCLK1	B06	GND	C03	NC	R15
LOACK	A10	D2B	B07	SPICLK	C04	TDO	D01
LODAT[2]	A11	D3A	B08	DOB	C05	TCK	D02
L1DAT[6]	A12	L0DAT[7]	B09	D1A	C06	FLAG11	D02
LICLK	A13	LOCLK	B10	D2A	C07	MISO	D04
LIDAT[2]	A14	LOCER	B10 B11	FS2	C08	SCLK0	D04 D05
NC	A14 A15	L0DAT[1] L1DAT[4]	B11 B12	FS3	C08	D1B	D05 D06
FLAG10	E01	LIDAI [4] LIACK	B12 B13	L0DAT[6]	C09 C10	FS1	D00 D07
RESET	E01 E02	LIDAT[0]	B15 B14		C10 C11		D07 D08
	E02 E03	RSTOUT <sup>1</sup>		L1DAT[7]		V <sub>DDINT</sub>	D08 D09
FLAG8			B15	L1DAT[3]	C12	SCLK3	
D0A	E04	FLAG5	F01	L1DAT[1]	C13	L0DAT[5]	D10
V <sub>DDEXT</sub>	E05	FLAG7	F02	DATA[45]	C14	L0DAT[3]	D11
V <sub>DDINT</sub>	E06	FLAG9	F03	DATA[47]	C15	L1DAT[5]	D12
V <sub>DDEXT</sub>	E07	FLAG6	F04	FLAG1	G01	DATA[42]	D13
V <sub>DDINT</sub>	E08	V <sub>DDINT</sub>	F05	FLAG2	G02	DATA[46]	D14
V <sub>DDEXT</sub>	E09	GND	F06	FLAG4	G03	DATA[44]	D15
V <sub>DDINT</sub>	E10	GND	F07	FLAG3	G04	FLAG0	H01
V <sub>DDEXT</sub>	E11	GND	F08	V <sub>DDEXT</sub>	G05	IRQ0	H02
L0DAT[0]	E12	GND	F09	GND	G06	V <sub>DDINT</sub>	H03
DATA[39]	E13	GND	F10	GND	G07	IRQ1	H04
DATA[43]	E14	V <sub>DDINT</sub>	F11	GND	G08	V <sub>DDINT</sub>	H05
DATA[41]	E15	DATA[37]	F12	GND	G09	GND	H06
IRQ2	J01	DATA[40]	F13	GND	G10	GND	H07
ID1	J02	DATA[38]	F14	V <sub>DDEXT</sub>	G11	GND	H08
ID2	J03	DATA[36]	F15	DATA[34]	G12	GND	H09
ID0	J04	TIMEXP	K01	DATA[35]	G13	GND	H10
V <sub>DDEXT</sub>	J05	ADDR[22]	K02	DATA[33]	G14	V <sub>DDINT</sub>	H11
GND	J06	ADDR[20]	K03	DATA[32]	G15	DATA[29]	H12
GND	J07	ADDR[23]	K04	ADDR[19]	L01	DATA[28]	H13
GND	J08	V <sub>DDINT</sub>	K05	ADDR[17]	L02	DATA[30]	H14
GND	J09	GND	K06	ADDR[21]	L03	DATA[31]	H15
GND	J10	GND	K07	ADDR[2]	L04	ADDR[16]	M01
V <sub>DDEXT</sub>	J11	GND	K08	V <sub>DDEXT</sub>	L05	ADDR[12]	M02
DATA[26]	J12	GND	K09	V <sub>DDINT</sub>	L06	ADDR[18]	M03
DATA[24]	J13	GND	K10	V <sub>DDEXT</sub>	L07	ADDR[6]	M04
DATA[25]	J14	V <sub>DDINT</sub>	K11	V <sub>DDEX1</sub>	L08	ADDR[0]	M05
DATA[27]	J15	DATA[22]	K12	V <sub>DDEXT</sub>	L09	$\frac{MBD}{MS1}$	M06
ADDR[14]	N01	DATA[19]	K12 K13	V <sub>DDEXT</sub>	L10	BR6	M00 M07
ADDR[14] ADDR[15]	N02	DATA[19] DATA[21]	K13 K14		L10 L11	V <sub>DDEXT</sub>	M07 M08
ADDR[15] ADDR[10]	N02 N03		K14 K15	$\frac{V_{DDEXT}}{CAS}$	L11 L12	$\frac{\mathbf{v}_{\text{DDEXT}}}{\mathbf{WR}}$	M08 M09
		DATA[23]					
ADDR[5]	N04	ADDR[13]	P01	DATA[20]	L13	SDA10	M10

	PBGA		PBGA		PBGA		PBGA
Pin Name	Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name	Pin Number
ADDR[1]	N05	ADDR[9]	P02	DATA[16]	L14	RAS	M11
$\overline{\mathrm{MS0}}$	N06	ADDR[8]	P03	DATA[18]	L15	ACK	M12
BR5	N07	ADDR[4]	P04	NC	R01	DATA[17]	M13
BR2	N08	$\overline{\text{MS2}}$	P05	ADDR[1]	R02	DMAG	M14
BRST	N09	<b>SBTS</b>	P06	ADDR[7]	R03	DMAG	M15
SDCKE	N10	BR4	P07	ADDR[3]	R04		
CS	N11	BR1	P08	MS3	R05		
CLK_CFG1	N12	SDCLK1	P09	PA	R06		

Table 38.	225-Lead	Metric	MBGA	Pin	Assignments	(continued)
-----------	----------	--------	------	-----	-------------	-------------

<sup>1</sup><del>RSTOUT</del> exists only for silicon revisions 1.2 and greater. Leave this pin unconnected for silicon revisions 0.3, 1.0, and 1.1.





Figure 43. 225-Lead Metric MBGA Pin Assignments (Bottom View, Summary)

### **OUTLINE DIMENSIONS**

The ADSP-21161N comes in a 17mm × 17mm, 225 ball MBGA package with 15 rows of balls. All dimensions in the figure below are in millimeters (mm).

#### 225-Ball Mini-BGA (CA-225)



NOTES: 1. DIMENSIONS ARE IN MILLIMETERS AND COMPLY WITH JEDEC STANDARD MO-151.

2. ACTUAL POSITION OF THE BALL GRID IS WITHIN 0.25 OF ITS IDEAL POSITION RELATIVE TO THE PACKAGE EDGES. 3. ACTUAL POSITION OF EACH BALL IS WITHIN 0.10 OF ITS IDEAL POSITION RELATIVE TO THE BALL GRID.

### **ORDERING GUIDE**

Part Number <sup>1</sup>	Case Temperature Range	Instruction Rate	On-Chip SRAM	Operating Voltage
ADSP-21161NKCA-100	0°C to +85°C	100 MHz	1 Mbit	1.8 INT/3.3 EXT V
ADSP-21161NCCA-100	-40°C to +105°C	100 MHz	1 Mbit	1.8 INT/3.3 EXT V

<sup>1</sup>These parts are packaged in a 225-lead Mini-Ball Grid Array (MBGA).

C02935-0-7/02(0)